US20100220254A1 - Tft-lcd array substrate and method of manufacturing the same - Google Patents
Tft-lcd array substrate and method of manufacturing the same Download PDFInfo
- Publication number
- US20100220254A1 US20100220254A1 US12/705,694 US70569410A US2010220254A1 US 20100220254 A1 US20100220254 A1 US 20100220254A1 US 70569410 A US70569410 A US 70569410A US 2010220254 A1 US2010220254 A1 US 2010220254A1
- Authority
- US
- United States
- Prior art keywords
- tft
- insulating layer
- layer
- electrode
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 98
- 238000004519 manufacturing process Methods 0.000 title abstract description 12
- 239000010409 thin film Substances 0.000 claims abstract description 93
- 239000004973 liquid crystal related substance Substances 0.000 claims abstract description 10
- 239000004065 semiconductor Substances 0.000 claims description 108
- 238000000034 method Methods 0.000 claims description 91
- 230000008569 process Effects 0.000 claims description 55
- 238000000059 patterning Methods 0.000 claims description 48
- 229920002120 photoresistant polymer Polymers 0.000 claims description 42
- 238000000151 deposition Methods 0.000 claims description 38
- 238000003860 storage Methods 0.000 claims description 36
- 229910052751 metal Inorganic materials 0.000 claims description 33
- 239000002184 metal Substances 0.000 claims description 33
- 239000003990 capacitor Substances 0.000 claims description 27
- 238000005530 etching Methods 0.000 claims description 19
- 230000003647 oxidation Effects 0.000 claims description 13
- 238000007254 oxidation reaction Methods 0.000 claims description 13
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 9
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 claims description 9
- 238000004380 ashing Methods 0.000 claims description 7
- 239000010408 film Substances 0.000 claims description 7
- 238000001755 magnetron sputter deposition Methods 0.000 claims description 6
- 238000002207 thermal evaporation Methods 0.000 claims description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 5
- 230000008021 deposition Effects 0.000 claims description 5
- 239000001301 oxygen Substances 0.000 claims description 5
- 229910052760 oxygen Inorganic materials 0.000 claims description 5
- 229910000077 silane Inorganic materials 0.000 claims description 5
- 239000011248 coating agent Substances 0.000 claims description 4
- 238000000576 coating method Methods 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 187
- 239000007789 gas Substances 0.000 description 12
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- JAONJTDQXUSBGG-UHFFFAOYSA-N dialuminum;dizinc;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Al+3].[Al+3].[Zn+2].[Zn+2] JAONJTDQXUSBGG-UHFFFAOYSA-N 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/08—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a plurality of light emitting regions, e.g. laterally discontinuous light emitting layer or photoluminescent region integrated within the semiconductor body
Definitions
- the present invention relates to a thin film transistor liquid crystal display (TFT-LCD) array substrate and a method of manufacturing the same.
- TFT-LCD thin film transistor liquid crystal display
- TFT-LCD thin film transistor liquid crystal display
- a TFT-LCD typically comprises an array substrate and a color filter substrate that face each other.
- the array substrate is provided with thin film transistors and pixel electrodes, arranged in matrix, each pixel electrode being controlled by a thin film transistor.
- the pixel electrode is charged when the thin film transistor is on. After charging, the voltage of the pixel electrode remains unchanged until recharging at the time of next scanning.
- the capacitance of liquid crystal is small; and thus mere capacitance of the liquid crystal is not able to sustain the voltage of the pixel electrode. For this reason, it is worth providing a storage capacitor to sustain the voltage of the pixel electrode.
- a storage capacitor is categorized as a storage capacitor on a gate line (Cs on Gate), a storage capacitor on a common electrode line (Cs on Common), or a combination structure thereof.
- the combination structure refers to a structure where a portion of the storage capacitors is formed on a gate line and another portion is formed on a common electrode line.
- the gate metal thin film is used as an electrode plate of the storage capacitor.
- a gate insulating layer and a passivation layer are interposed between the gate metal thin film as one electrode plate and the pixel electrode as another electrode plate of the storage capacitor.
- the gate insulating layer may have a thickness of 3000 ⁇ -5000 ⁇
- the passivation layer may have a thickness of 1500 ⁇ -3500 ⁇ . From the formula to calculate the storage capacitance, the value of the storage capacitance in unit area is in inverse to the distance between the two electrode plates. Because the distance between the two electrode plates of the storage capacitor in a conventional TFT-LCD array substrate is great, the storage capacitance in unit area is relatively small.
- An embodiment of the present invention relates to a thin film transistor liquid crystal display (TFT-LCD) array substrate comprising a gate line and a data line formed on a base substrate.
- the gate line and the data line intersect with each other to define a pixel region, in which a pixel electrode and a thin film transistor (TFT) are formed, and a first insulating layer and a second insulating layer are interposed between the gate line and the data line, and the pixel electrode is disposed between the first insulating layer and the second insulating layer.
- TFT-LCD thin film transistor liquid crystal display
- TFT-LCD thin film transistor liquid crystal display
- Another embodiment of the present invention provides a method of producing a thin film transistor liquid crystal display (TFT-LCD) array substrate, comprising: depositing a gate metal thin film on a base substrate and patterning the gate metal film to form a gate line and a gate electrode; sequentially depositing a first insulating layer and a transparent conductive thin film on the base substrate and patterning the transparent conductive thin film to form a pixel electrode; sequentially depositing a second insulating layer, a semiconductor thin film and a doped semiconductor thin film on the base substrate and patterning the second insulating layer, the semiconductor thin film and the doped semiconductor thin film to form an active layer island and an insulating layer through hole in the second insulating layer, wherein the insulating layer through hole is located over the pixel electrode; and depositing a source/drain metal thin film on the base substrate and patterning the source/drain metal thin film to form a data line, a source electrode, a drain electrode and a T
- FIG. 1 is a plane view of the TFT-LCD array substrate of a first embodiment of the present invention
- FIG. 2 is a sectional view along line A 1 -A 1 in FIG. 1 ;
- FIG. 3 is a sectional view along line B-B in FIG. 1 ;
- FIG. 4 is a plane view of the TFT-LCD array substrate of the first embodiment after the first patterning process
- FIG. 5 is a sectional view along line A 2 -A 2 in FIG. 4 ;
- FIG. 6 is a plane view of the TFT-LCD array substrate of the first embodiment after the second patterning process
- FIG. 7 is a sectional view along line A 3 -A 3 direction in FIG. 6 ;
- FIG. 8 is a plane view of the first embodiment of the TFT-LCD of the present invention after the third pattering process
- FIG. 9 is a sectional view along line A 4 -A 4 of the first embodiment of the TFT-LCD array substrate after exposing and developing in the third patterning process;
- FIG. 10 is a sectional view along line A 4 -A 4 of the first embodiment of the TFT-LCD substrate after the first etching process of the third patterning process;
- FIG. 11 is a sectional view along line A 4 -A 4 of the first embodiment of the TFT-LCD substrate after an ashing process in the third patterning process;
- FIG. 12 is a sectional view along line A 4 -A 4 of the first embodiment of the TFT-LCD after a second etching process in the third patterning process;
- FIG. 13 is a sectional view along line A 4 -A 4 of the first embodiment of the TFT-LCD array substrate after the third pattering process;
- FIG. 14 is a plane view of the TFT-LCD array substrate of a second embodiment of the present invention.
- FIG. 15 is a sectional view along line A 5 -A 5 in FIG. 14 ;
- FIG. 16 is a sectional view along direction C-C in FIG. 14 .
- FIG. 1 is a plane view of the TFT-LCD array substrate of a first embodiment of the present invention. The structure of a pixel unit on the array substrate is illustrated.
- FIG. 2 is a sectional view along line A 1 -A 1 in FIG. 1 .
- FIG. 3 is a sectional view along line B-B in FIG. 1 .
- the main structure of the TFT-LCD array substrate of the present embodiment comprises a gate line 11 , a data line 12 , a common electrode line 13 , a pixel electrode 4 and a thin film transistor (TFT) formed on a base substrate 1 .
- the gate line 11 and the data line 12 perpendicularly intersect with each other to define a pixel region.
- the thin film transistor and the pixel electrode 4 are formed in the pixel region.
- the gate line 11 is used for providing a gate signal, such as an ON signal, to the thin film transistor;
- the data line 12 is used for providing data signals to the pixel electrode 4 ;
- the common electrode 13 is used for providing a storage capacitor together with the pixel electrode 4 . Since the common electrode line 13 is formed in the pixel region, a structure of a storage capacitor on the common electrode line (Cs on Common) is formed.
- a first insulating layer 3 is interposed between the common electrode line 13 and the pixel electrode 4 .
- the TFT-LCD array substrate of the present embodiment comprises the gate electrode 2 , the gate line 11 and the common electrode line 13 formed on the base substrate 1 ; the gate electrode 2 is connected with the gate line 11 ; the common electrode line 13 is located between two adjacent gate lines 11 and parallel to the gate lines 11 ; the first insulating layer 3 is formed on the gate electrode 2 , the gate line 11 and the common electrode line 13 to cover the base substrate 1 ; a pixel electrode 4 is formed on the first insulating layer 3 ; and a second insulating layer 5 is formed on the pixel electrode 4 to cover the base substrate 1 .
- An insulating layer through hole 14 is opened through the second insulating layer 5 .
- the insulating layer through hole 14 is located on the pixel electrode 4 and at an edge position of the pixel electrode 4 adjacent to the gate electrode 2 and exposes the pixel electrode 4 .
- An active layer island (comprising a semiconductor layer 6 and a doped semiconductor layer 7 ) is formed on the second insulating layer 5 and is located above the gate electrode 2 .
- One end of the source electrode 8 of the TFT is formed on the active layer island, and the other end is connected with the gate line 12 ; one end of the drain electrode 9 of the TFT is formed on the active layer island, and the other end is connected with the pixel electrode 4 via the insulating layer through hole 14 .
- a TFT channel region is formed between the source electrode 8 and the drain electrode 9 ; the doped semiconductor layer 7 in the TFT channel region is completely etched and a portion of the semiconductor layer 6 is etched so that the semiconductor layer 6 in the TFT channel region is exposed.
- the semiconductor layer 6 exposed in the TFT channel region can be further subject to an oxidation treatment, and thus an oxide layer (such as a silicon oxide layer) is formed on the exposed surface of the semiconductor layer 6 to protect the TFT channel region.
- the oxidation treatment has a radio frequency power of 5 KW-13 KW, an air pressure of 100 mT-500 mT, and a flow rate of oxygen of 1000 sccm-4000 sccm.
- the common electrode line as an electrode plate of the storage capacitor is formed under the first insulating layer, and the pixel electrode as the other electrode plate of the storage capacitor is formed on the first insulating layer. Therefore, the distance between the two electrode plates of the storage capacitor is only equal to the thickness of the first insulating layer.
- the drain electrode is located above the pixel electrode, and the drain electrode and the pixel electrode are connected via the insulating layer through hole.
- the first insulating layer can be deposited by a high rate depositing method to improve production efficiency; the second insulating layer can be deposited by a low rate depositing method, thus the surface of the insulating layer is smooth, and the surface of the film has a good quality.
- the insulating layer with a high quality surface can match the semiconductor layer formed thereon in a satisfactory way, which is helpful for the transmission of current carrier, and thus the characteristics of TFT can be improved.
- FIGS. 4-13 are schematic views of the process for producing the TFT-LCD in the first embodiment.
- the patterning process used in the present application may comprise coating photoresist, masking, exposing and developing the photoresist, etching with the patterned photoresist, removing the remaining photoresist, etc.; for the photoresist, a positive photoresist is taken as an example.
- FIG. 4 is a plan view after a first patterning process of the first embodiment of the TFT-LCD array substrate, in which a structure of a pixel unit is illustrated.
- FIG. 5 is a cross-sectional view in the line A 2 -A 2 in FIG. 4 .
- a gate metal thin film having a thickness of 500 ⁇ ⁇ 4000 ⁇ is deposited on a base substrate 1 (e.g., a glass substrate or a quartz substrate) by using a magnetron sputtering or thermal evaporation method, and the gate metal thin film may be a single layer of a metal selected from the group consisting of Cr, W, Ti, Ta, Mo, Al, Cu and any alloy thereof or may be a complex thin film composed of layers of the above metals.
- a pattern comprising the gate electrode 2 , the gate line 11 and the common electrode line 13 is formed using a normal mask (also referred to as a single tone) by a first patterning process, as shown in FIGS. 4 and 5 .
- FIG. 6 is a plan view after a second patterning process of the first embodiment of the TFT-LCD array substrate, in which a structure of a pixel unit is illustrated.
- FIG. 7 is a cross-sectional view in the line A 2 -A 2 in FIG. 6 .
- a first insulating layer 3 having a thickness of 2000 ⁇ ⁇ 5000 ⁇ is deposited on the base substrate by a plasma enhanced chemical vapor deposition (PECVD) method, and subsequently a transparent conductive thin film having a thickness of 300 ⁇ ⁇ 600 ⁇ is deposited by using a magnetron sputtering or thermal evaporation method.
- PECVD plasma enhanced chemical vapor deposition
- the first insulating layer may be oxide, nitride or oxynitride, and the corresponding reactive gas for forming the layer may be mixed gas of SiH 4 , NH 3 and N 2 or mixed gas of SiH 2 Cl 2 , NH 3 and N 2 .
- the transparent conductive thin film may use a material such as indium tin oxide (ITO), indium zinc oxide (IZO) or aluminum zinc oxide, or other transparent metal materials or transparent metal oxides.
- ITO indium tin oxide
- IZO indium zinc oxide
- a pattern comprising a pixel electrode 4 is formed in the pixel region using a normal mask by a second patterning process, as shown in FIGS. 6 and 7 .
- the first insulating layer can be deposited by a high rate depositing method and thereby production efficiency can be improved.
- depositing rate can be improved by increasing a ratio frequency source power and a flow rate of silane, but the quality of the deposited thin film may be poor and uniformity is bad.
- the high rate deposition has a ratio frequency source power of 4500 W ⁇ 7000 W, and a flow rate of silane of 900 sccm ⁇ 1600 sccm.
- FIG. 8 is a plan view after a third patterning process of the first embodiment of the TFT-LCD array substrate, in which a structure of a pixel unit is illustrated.
- FIG. 9 is a cross-sectional view along the line A 4 -A 4 after exposing and developing in a third patterning process of the first embodiment of the TFT-LCD array substrate.
- the second insulating layer 5 having a thickness of 1000 ⁇ ⁇ 2000 ⁇ , the semiconductor thin film 21 having a thickness 1000 ⁇ ⁇ 3000 ⁇ , and the doped semiconductor thin film 22 having a thickness 500 ⁇ ⁇ 1000 ⁇ are sequentially deposited on the base substrate by a PECVD method.
- the second insulating layer 5 may be oxide, nitride or oxynitride, and the corresponding reactive gas may be mixed gas of SiH 4 , NH 3 and N 2 or mixed gas of SiH 2 Cl 2 , NH 3 and N 2 ; the corresponding reactive gas for preparing the semiconductor thin film 21 may be mixed gas of SiH 4 and N 2 or mixed gas of SiH 2 Cl 2 and N 2 ; the corresponding reactive gas for preparing the doped semiconductor thin film 22 may be mixed gas of SiH 4 , PH 3 and H 2 , or mixed gas of SiH 2 Cl 2 , PH 3 and H 2 .
- a layer of photoresist 30 is coated on the doped semiconductor thin film 22 , and exposing is performed by using a half tone or gray tone mask so as to render the photoresist comprise a fully exposed region A corresponding to a region where the insulating layer through hole pattern is to be formed, an unexposed region B corresponding to a region wherein the active layer island is to be formed, and a partially exposed region C corresponding to a region other than the above regions.
- the thickness of the photoresist in the unexposed region B is unchanged so as to form a photoresist-fully-retained region
- the photoresist in the fully exposed region A is removed so as to form a photoresist-fully-removed region
- a portion of the thickness of the photoresist in the partially exposed region C is reduced so as to form a photoresist-partially-remained region, as shown in FIG. 9 .
- the second insulating layer can be deposited by a low rate depositing method, thus the surface of this insulating layer is smoother and uniform, and the quality of the film surface is high.
- the second insulating layer having a high quality surface can match with the semiconductor thin film formed thereon better, facilitating transmission of current carrier.
- the low rate deposition has a ratio frequency source power of 2500 W ⁇ 4000 W, and a flow rate of silane of 500 sccm ⁇ 800 sccm.
- FIG. 10 is a cross-sectional view along the line A 4 -A 4 after a first etching in the third patterning process of the first embodiment of the TFT-LCD array substrate.
- the doped semiconductor thin film 22 , the semiconductor thin film 21 and the second insulating layer 5 in the fully exposed region A are etched away by the first etching process to form the pattern of the insulating layer through hole 14 .
- the insulating layer through hole 14 is located at an edge position of the pixel electrode 4 adjacent to the gate electrode 2 , and the pixel electrode 4 is exposed through the insulating layer through hole 14 , as shown in FIG. 10 .
- FIG. 11 is a cross-sectional view along the line A 4 -A 4 after an ashing process in the third patterning process of the first embodiment of the TFT-LCD array substrate.
- the photoresist in the partially exposed region C is removed by the ashing process so as to expose the underlying doped semiconductor thin film 22 in this region, as shown in FIG. 11 . Because the thickness of the photoresist in the unexposed region B is greater than that of the photoresist in the partially exposed region, the unexposed region B is still covered with the remaining photoresist 30 having a certain thickness, after the ashing process.
- FIG. 12 is a cross-sectional view along the line A 4 -A 4 after a second etching in the third patterning process of the first embodiment of the TFT-LCD array substrate.
- the doped semiconductor thin film and the semiconductor thin film in the partially exposed region C are completely etched by the second etching process so as to form the pattern of an active layer island.
- the formed active layer island is located over the gate electrode 2 and comprises the semiconductor layer 6 and the doped semiconductor layer 7 that is stacked on the semiconductor layer 6 , as shown in FIG. 12 .
- FIG. 13 is a cross-sectional view along the line A 4 -A 4 after the third patterning process of the first embodiment of the TFT-LCD array substrate. The remaining photoresist is removed so as to complete the third pattering process of the TFT-LCD array substrate in the first embodiment of the present invention, as shown in FIGS. 8 and 13 .
- a source/drain metal layer having a thickness of 2000 ⁇ ⁇ 3000 ⁇ is deposited on the base substrate by using a magnetron sputtering or thermal evaporation method.
- the source/drain metal layer may be a single layer of a metal selected from the group consisting of Cr, W, Ti, Ta, Mo, Al, Cu and any alloy thereof or may be a complex thin film composed of layers of the above metals.
- the source/drain metal layer is patterned using a normal mask by a fourth patterning process so as to form the patterns of the data line 12 , the source electrode 8 , the drain electrode 9 and the TFT channel region.
- One end of the source electrode is formed on the active layer island and the other end is connected with the data line 12 ; one end of the drain electrode 9 is formed on the active layer island and the other end is connected with the pixel electrode 4 via the insulating layer through hole 14 .
- the doped semiconductor layer 7 of the TFT channel region formed between the source electrode 8 and the drain electrode 9 is completely etched and a portion of the semiconductor layer 6 is etched so that the semiconductor layer 6 of the TFT channel region is exposed, as shown in FIG. 1 ⁇ FIG . 3 .
- An oxidation treatment can be performed on the semiconductor layer 6 of the TFT channel region so that an oxide layer (e.g., a silicon oxide layer) is formed on the surface of the exposed semiconductor layer 6 , and the oxide layer functions to protect the TFT channel region.
- the oxidation treatment has a radio frequency power of 5 KW-13 KW, an air pressure of 100 mT-500 mT, and a flow rate of oxygen of 1000 sccm-4000 sccm.
- the above-mentioned method comprising four patterning processes is merely a method for producing the TFT-LCD array substrate of the present embodiment, and in practice, the present embodiment can be implemented by increasing or reducing times of patterning processes and selecting different materials or material combination.
- the third patterning process of the TFT-LCD array substrate of the present embodiment may be accomplished with the second patterning process being replaced.
- the active layer island can be formed by one patterning process using a normal mask, and then the insulating layer through hole pattern can be formed by another patterning process using a normal mask.
- FIG. 14 is a plan view of a TFT-LCD array substrate of a second embodiment of the present invention, in which a structure of a pixel unit is illustrated.
- FIG. 15 is a cross-sectional view in the line A 5 -A 5 in FIG. 14
- FIG. 16 is a cross-sectional view in the line C-C in FIG. 14 .
- the TFT-LCD array substrate of the present embodiment is of such a structure that a storage capacitor is formed on the gate line (Cs on Gate), and its main body is the same as the array substrate of the first embodiment and comprises a gate line 11 , a data line 12 , a pixel electrode 4 and a thin film transistor formed on a base substrate 1 .
- the pixel electrode 4 and the gate line 11 constitute the storage capacitor, and only a first insulating layer 3 is interposed between the gate line 11 and the pixel electrode 4 .
- the gate electrode 2 and the gate line 11 are formed on the base substrate 1 , and the gate electrode 2 is connected with the gate line 11 .
- the first insulating layer 3 is formed on the gate electrode 2 and the gate line 11 and covers the base substrate 1 .
- the pixel electrode 4 is formed on the first insulating layer 3 , at least one side edge of which overlaps with the gate line 11 .
- the second insulating layer 5 is formed on the pixel electrode 4 and covers the base substrate 1 , and the insulating layer through hole 14 is provided in the second insulating layer 5 and is located on the pixel electrode 4 and at an edge position of the pixel electrode 4 adjacent to the gate electrode 2 .
- the active layer island (comprising a stack of the semiconductor layer 6 and the doped semiconductor layer 7 ) is formed on the second insulating layer 5 and over the gate electrode 2 .
- One end of the source electrode 8 is formed on the active layer island, and the other end is connected with the data line 12 ; one end of the drain electrode 9 is formed on the active layer island, and the other end is connected with the electrode 4 via the insulating layer through hole 14 .
- the TFT channel region is formed between the source electrode 8 and the drain electrode 9 ; the doped semiconductor layer 7 of the TFT channel region is completely etched and a portion of the semiconductor layer 6 is etched so that the semiconductor layer 6 of the TFT channel region is exposed.
- An oxidation treatment may be performed on the exposed semiconductor layer 6 in the TFT channel region so that an oxide layer may be formed on the exposed surface of the semiconductor layer 6 to protect the TFT channel region.
- the process of producing the TFT-LCD array substrate in the present embodiment is substantially the same as that of the first embodiment.
- the difference lies in that, in the present embodiment, the pattern comprising the gate electrode 2 and the gate line 11 is formed by the first patterning process and the pixel electrode 4 is formed by the second patterning process covers a partial gate line 11 .
- the other same steps are not given in detail for simplicity.
- Another embodiment of the present invention can further have such a storage capacitor, one part of which is formed on the gate line and the other part on the common electrode line, i.e., the first embodiment and second embodiment can be combined to form a combination structure.
- a common electrode line is provided in the pixel region, and on the other aspect, a part of the pixel electrode also covers a partial gate line.
- the TFT-LCD array substrates are formed by forming two layers of insulating layers and disposing the pixel electrode between the two insulating layers, the pixel electrode forms the storage capacitor with the common electrode line and/or the gate line, and the distance between the two electrode panels of the storage capacitor is only the thickness of the first insulating layer.
- the distance between two electrode panels of the storage capacitor in the embodiments can be decreased apparently, and thus storage capacitance per unit area can be improved.
- the embodiments adopt the structure of two layers of insulating layer, thus the interface formed between the insulating layer and the semiconductor layer can be in good quality so as to enhance characteristics of the formed TFT.
- the first insulating layer is formed by using a high rate depositing method, and thus the production efficiency is improved.
- the surface of the insulating layer formed through the high rate deposition is rough, the interface is not in good condition, and therefore good match with the semiconductor layer deposited thereon cannot be obtained. Therefore, a low rate depositing method is used to form the second insulating layer having relative thinner thickness, and the surface of the insulating layer deposited by the low rate method is relatively smooth, uniform and with film surface of high quality.
- the quality of the surface of the insulating layer can be enhanced, a better match with the semiconductor layer thereon can be obtained and the transportation of charge carriers can be realized, and the electric characteristic of the thin film transistor can be improved.
- the parasitical capacitance exists between the source electrode and the gate electrode and between the drain electrode and the gate electrode, thus at the moment when the pixel electrode charging is completed, a kickback voltage ⁇ V p is generated.
- the expression of the kickback voltage is:
- V gh is an ON voltage of gate electrode
- V gl is an OFF voltage of the gate electrode
- C lc liquid crystal capacitance
- C gs is parasitical capacitance
- C s is storage capacitance.
- the embodiment according to the method of manufacturing a TFT-LCD array substrate of this invention may include the following steps.
- Step 1 depositing a gate metal thin film on a base substrate and patterning the gate metal film to form a gate line and a gate electrode.
- Step 2 sequentially depositing a first insulating layer and a transparent conductive thin film on the base substrate after step 1 and patterning the transparent conductive thin film to form a pixel electrode.
- Step 3 sequentially depositing a second insulating layer, a semiconductor thin film and a doped semiconductor thin film on the base substrate after step 2 and patterning the second insulating layer, the semiconductor thin film and the doped semiconductor thin film to form an active layer island and an insulating layer through hole in the second insulating layer.
- the insulating layer through hole is located over the pixel electrode.
- Step 4 depositing a source/drain metal thin film on the base substrate after step 3 and patterning the source/drain metal thin film to form a data line, a source electrode, a drain electrode and a TFT channel region.
- the drain electrode is connected with the pixel electrode via the insulating layer through hole, and the doped semiconductor layer in the TFT channel region is completely etched.
- the surface of the exposed semiconductor layer can be further oxidized to form an oxide layer in the TFT channel region.
- the first insulating layer and the second insulating film are formed, and the pixel electrode is formed between the first and second insulating layers, thus when the pixel electrode forms storage capacitor with the common electrode or the gate line, the distance between the two electrode panels of the storage capacitor is only the thickness of the first insulating layer. In this case, the distance between the two electrode panels of the storage capacitor can be decreased apparently, and thus the storage capacitance per unit area can be enhanced. Further, the manufactured array substrate adopts the structure of two insulating layers, and therefore it can improve the quality of the interface formed between the insulating layer and the semiconductor layer so as to enhance the characteristics of the TFT.
- a first example of the method of manufacturing a TFT-LCD array substrate of this embodiment can includes the following steps.
- Step 11 depositing the gate metal thin film on the base substrate and patterning the gate metal thin film to form the gate line, the gate electrode and a common electrode.
- Step 12 sequentially depositing the first insulating layer and the transparent conductive thin film on the substrate after step 11 and patterning the transparent conductive thin film to form the pixel electrode by patterning process.
- Step 13 sequentially depositing the second insulating layer, the semiconductor layer and the doped semiconductor layer by using plasma enhanced chemical vapor deposition (PECVD) method and then coating a layer of photoresist on the doped semiconductor layer.
- PECVD plasma enhanced chemical vapor deposition
- Step 14 exposing the photoresist with a half tone or gray tone mask so as to render the photoresist comprise a photoresist-fully-retained region corresponding to a region where the active layer island is to be formed, a photoresist-fully-removed region corresponding to a region where the insulating layer through hole is to be formed, and a photoresist-partially-retained region corresponding to a region other than the above regions.
- a thickness of the photoresist in the photoresist-fully-retained region is unchanged, the photoresist in the photoresist-fully-removed region is removed, and a thickness of the photoresist in the photoresist-partially-retained region is reduced.
- Step 15 etching away, by a first etching process, the doped semiconductor thin film, the semiconductor thin film and the second insulating layer in the photoresist-fully-removed region to form the insulating layer through hole, the insulating layer through hole being located on the pixel electrode and at an edge position of the pixel electrode adjacent to the gate electrode, and pixel electrode being exposed through the insulating layer through hole.
- Step 16 removing, by using an ashing process, the photoresist in the photoresist-partially-retained region so as to expose the underlying doped semiconductor thin film of this region.
- Step 17 etching away, by a second etching process, the doped semiconductor thin film and the semiconductor thin film in the photoresist-partially-retained region so as to form the active layer island and then removing the remaining photoresist.
- Step 18 depositing the source/drain metal thin film on the base substrate after step 17 by using a magnetron sputtering or thermal evaporation method.
- Step 19 patterning the source/drain metal thin film with a normal mask so as to form the data line, the source electrode, the drain electrode and the TFT channel region.
- One end of the source electrode is formed on the active layer island and the other end is connected with the data line; one end of the drain electrode is formed on the active layer island and the other end is connected with the pixel electrode via the insulating layer through hole.
- the doped semiconductor layer is completely etched and a portion of the semiconductor layer is etched so that the semiconductor layer of the TFT channel region is exposed.
- An oxidation treatment can be further performed on the exposed semiconductor layer of the TFT channel region so that an oxide layer can be formed on the surface of the exposed semiconductor layer in the TFT channel region.
- the TFT-LCD array substrate prepared by this example is of a structure of storage capacitance on the common electrode line, and the manufacturing process has been specifically disclosed with reference to the FIGS. 1-13 .
- the second example of the TFT-LCD array substrate of the embodiment can includes the following steps.
- Step 21 depositing the gate metal thin film on the base substrate and patterning the gate metal thin film to form the gate line and the gate electrode.
- Step 22 sequentially depositing the first insulating layer and the transparent conductive thin film on the base substrate after step 21 and patterning the transparent conductive thin film to form the pixel electrode.
- the pixel electrode covers a portion of the gate line.
- Step 23 sequentially depositing the second insulating layer, the semiconductor layer and the doped semiconductor layer by using plasma enhanced chemical vapor deposition (PECVD) method and then coating a layer of photoresist on the doped semiconductor layer.
- PECVD plasma enhanced chemical vapor deposition
- Step 24 exposing the photoresist with a half tone or gray tone mask so as to render the photoresist comprise a photoresist-fully-retained region corresponding to a region where the active layer island is to be formed, a photoresist-fully-removed region corresponding to a region where the insulating layer through hole is to be formed, and a photoresist-partially-retained region corresponding to a region other than the above regions.
- a thickness of the photoresist in the photoresist-fully-retained region is unchanged, the photoresist in the photoresist-fully-removed region is removed, and a thickness of the photoresist in the photoresist-partially-retained region is reduced.
- Step 25 etching away, by a first etching process, the doped semiconductor thin film, the semiconductor thin film and the second insulating layer in the photoresist-fully-removed region to form the insulating layer through hole, the insulating layer through hole being located on the pixel electrode at an edge position of the pixel electrode adjacent to the gate electrode, and pixel electrode being exposed through the insulating layer through hole.
- Step 26 removing, by using an ashing process, the photoresist in the photoresist-partially-retained region so as to expose the underlying doped semiconductor thin film of this region.
- Step 27 etching away, by a second etching process, the doped semiconductor thin film and the semiconductor thin film in the photoresist-partially-retained region so as to form the active layer island and then removing the remaining photoresist.
- Step 28 depositing the source/drain metal thin film on the base substrate after step 27 by using a magnetron sputtering or thermal evaporation method.
- Step 29 patterning the source/drain metal thin film with a normal mask so as to form the data line, the source electrode, the drain electrode and the TFT channel region.
- One end of the source electrode is formed on the active layer island and the other end is connected with the data line; one end of the drain electrode is formed on the active layer island and the other end is connected with the pixel electrode via the insulating layer through hole.
- the doped semiconductor layer is completely etched and a portion of the semiconductor layer is etched so that the semiconductor layer of the TFT channel region is exposed.
- An oxidation treatment can be further performed on the exposed semiconductor layer of the TFT channel region so that an oxide layer can be formed on the surface of the exposed semiconductor layer.
- the TFT-LCD array substrate prepared by this example is of a structure of storage capacitance on the gate line, and the process of the preparation is substantively the same as the first embodiment. The difference lies in that, in step 21 of this example, the gate electrode and the gate line are formed, and the pixel electrode formed in step 22 covers a portion of the gate line.
- the oxidation treatment has the radio frequency power of 5 KW-13 KW, the air pressure of 100 mT-500 mT, and the flow rate of oxygen of 1000 sccm-4000 sccm.
- the first insulating layer is deposited by a high rate depositing method such that the production efficiency can be enhanced, and the second insulating layer is deposited by a low rate depositing method such that insulating layer with a high quality surface brings a better match with the semiconductor layer formed thereon and is helpful for the transportation of the carrier, and thus improves the electric characteristic of the thin film transistor.
- the structure of a storage capacitor can have a part of storage capacitor on the gate line, and the other part on the common electrode line, i.e., the combination structure of the embodiments.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/737,355 US8917365B2 (en) | 2009-02-27 | 2013-01-09 | Method of manufacturing TFT-LCD array substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009100786437A CN101819363B (zh) | 2009-02-27 | 2009-02-27 | Tft-lcd阵列基板及其制造方法 |
CN200910078643.7 | 2009-02-27 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/737,355 Division US8917365B2 (en) | 2009-02-27 | 2013-01-09 | Method of manufacturing TFT-LCD array substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100220254A1 true US20100220254A1 (en) | 2010-09-02 |
Family
ID=42654512
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/705,694 Abandoned US20100220254A1 (en) | 2009-02-27 | 2010-02-15 | Tft-lcd array substrate and method of manufacturing the same |
US13/737,355 Active US8917365B2 (en) | 2009-02-27 | 2013-01-09 | Method of manufacturing TFT-LCD array substrate |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/737,355 Active US8917365B2 (en) | 2009-02-27 | 2013-01-09 | Method of manufacturing TFT-LCD array substrate |
Country Status (4)
Country | Link |
---|---|
US (2) | US20100220254A1 (ko) |
JP (1) | JP5688909B2 (ko) |
KR (1) | KR101119215B1 (ko) |
CN (1) | CN101819363B (ko) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120280239A1 (en) * | 2011-05-06 | 2012-11-08 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for fabricating the thin film transistor array substrate |
US20150014823A1 (en) * | 2012-03-09 | 2015-01-15 | Air Products And Chemicals, Inc. | Compositions and methods for making silicon containing films |
US8946701B2 (en) | 2011-12-31 | 2015-02-03 | Boe Technology Group Co., Ltd. | Thin film transistor, array substrate and display device |
US20150123117A1 (en) * | 2012-05-14 | 2015-05-07 | Sharp Kabushshiki Kaisha | Semiconductor device and method for manufacturing same |
US9276126B2 (en) | 2012-01-31 | 2016-03-01 | Sharp Kabushiki Kaisha | Semiconductor device and method for producing same |
US20160351718A1 (en) * | 2015-05-29 | 2016-12-01 | Hon Hai Precision Industry Co., Ltd. | Method for manufacturing thin film transistor substrate |
US9653608B2 (en) * | 2013-12-23 | 2017-05-16 | Boe Technology Group Co., Ltd. | Array substrate and manufacturing method thereof, display device and thin film transistor |
US20170192328A1 (en) * | 2015-12-31 | 2017-07-06 | Lg Display Co., Ltd. | Display device |
US20170192323A1 (en) * | 2014-01-23 | 2017-07-06 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Storage capacitor, pixel unit and method for manufacturing storage capacitor |
CN107065359A (zh) * | 2017-05-31 | 2017-08-18 | 深圳市华星光电技术有限公司 | 显示面板 |
US10381384B2 (en) * | 2017-01-10 | 2019-08-13 | Boe Technology Group Co., Ltd. | Array substrate, method for manufacturing array substrate, display panel and display device |
US10444582B1 (en) * | 2018-03-30 | 2019-10-15 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Method for manufacturing array substrate |
US11404641B2 (en) * | 2020-01-06 | 2022-08-02 | Samsung Display Co., Ltd. | Method of manufacturing display apparatus |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20140021118A (ko) | 2012-08-07 | 2014-02-20 | 삼성디스플레이 주식회사 | 표시 장치 및 이의 제조 방법 |
CN102981336B (zh) * | 2012-11-29 | 2015-07-15 | 京东方科技集团股份有限公司 | 阵列基板、显示模组及其制备方法 |
CN103226286B (zh) * | 2013-04-24 | 2015-05-13 | 京东方科技集团股份有限公司 | 一种光屏障玻璃的制备方法 |
TWI495942B (zh) * | 2013-05-20 | 2015-08-11 | Au Optronics Corp | 畫素結構、顯示面板與畫素結構的製作方法 |
CN103560112B (zh) | 2013-11-12 | 2015-11-18 | 深圳市华星光电技术有限公司 | 薄膜晶体管基板的制造方法及用该方法制造的薄膜晶体管基板 |
JP2016057428A (ja) * | 2014-09-09 | 2016-04-21 | 株式会社ジャパンディスプレイ | 液晶表示装置 |
CN104635393A (zh) * | 2015-02-09 | 2015-05-20 | 昆山龙腾光电有限公司 | 薄膜晶体管阵列基板和液晶显示装置 |
CN105632896B (zh) * | 2016-01-28 | 2018-06-15 | 深圳市华星光电技术有限公司 | 制造薄膜晶体管的方法 |
CN112297646B (zh) * | 2020-11-17 | 2022-07-05 | 山东华菱电子股份有限公司 | 一种薄膜热敏打印头用发热基板的制造方法 |
CN113394235B (zh) * | 2021-05-20 | 2022-10-21 | 北海惠科光电技术有限公司 | 阵列基板及阵列基板的制造方法 |
Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5166816A (en) * | 1988-11-30 | 1992-11-24 | Nec Corporation | Liquid crystal display panel with reduced pixel defects |
US6057896A (en) * | 1996-11-26 | 2000-05-02 | Samsung Electronics Co., Ltd. | Liquid crystal displays using organic insulating material for a passivation layer and/or a gate insulating layer and manufacturing methods thereof |
US20020001048A1 (en) * | 2000-06-29 | 2002-01-03 | Lee Deuk Su | Method of fabricating liquid crystal display with a high aperture ratio |
US20030095223A1 (en) * | 2001-11-22 | 2003-05-22 | Samsung Electronics Co., Ltd. | Liquid crystal display |
US20040008312A1 (en) * | 2002-07-12 | 2004-01-15 | Yun Sai Chang | Liquid crystal display device |
US6795151B2 (en) * | 2001-02-26 | 2004-09-21 | Lg. Philips Lcd Co., Ltd. | Array substrate for in-plane switching mode liquid crystal display device and manufacturing method thereof |
US6809787B1 (en) * | 1998-12-11 | 2004-10-26 | Lg.Philips Lcd Co., Ltd. | Multi-domain liquid crystal display device |
US20040227865A1 (en) * | 2000-10-31 | 2004-11-18 | Lg. Philips Lcd Co., Ltd. | Array substrate for a liquid crystal display and method for fabricating thereof |
US20040239838A1 (en) * | 2003-05-28 | 2004-12-02 | Au Optronics Corp. | Thin film transistor liquid crystal display and method for manufacturing the same |
US20060114397A1 (en) * | 2004-11-30 | 2006-06-01 | Casio Computer Co., Ltd. | Vertical-alignment liquid crystal display device |
US7092049B2 (en) * | 2003-04-25 | 2006-08-15 | Nec Lcd Technologies Ltd. | IPS LCD having light shield film electrically connected to common electrode and overlapped the portion of the protrusion of the common electrode which protruding from both edges of the data line |
US7095469B2 (en) * | 1999-02-24 | 2006-08-22 | Lg.Philips Lcd Co., Ltd. | Multi-domain liquid crystal display device |
US20070246707A1 (en) * | 2006-04-21 | 2007-10-25 | Chaoyong Deng | Thin film transistor liquid crystal display array substrate and manufacturing method thereof |
US20070272926A1 (en) * | 2006-05-23 | 2007-11-29 | Chaoyong Deng | Tft lcd array substrate and manufacturing method thereof |
US20070298554A1 (en) * | 2006-06-23 | 2007-12-27 | Chunping Long | Tft lcd array substrate and manufacturing method thereof |
US20080030639A1 (en) * | 2006-08-04 | 2008-02-07 | Haijun Qiu | Tft-lcd array substrate and manufacturing method thereof |
US20080061295A1 (en) * | 2006-09-11 | 2008-03-13 | Zhangtao Wang | Tft-lcd array substrate and method for manufacturing the same |
US20080100766A1 (en) * | 2006-10-27 | 2008-05-01 | Xing Ming | Tft lcd array substrate and manufacturing method thereof |
US20080105873A1 (en) * | 2006-11-03 | 2008-05-08 | Zhangtao Wang | Tft lcd array substrate and manufacturing method thereof |
US20080105874A1 (en) * | 2006-11-03 | 2008-05-08 | Wei Wang | Thin film transistor, manufacturing method thereof, and tft lcd using the same |
US20080111934A1 (en) * | 2006-11-10 | 2008-05-15 | Hongjiang Wu | Tft-lcd array substrate and manufacturing method thereof |
US20080111136A1 (en) * | 2006-11-10 | 2008-05-15 | Haijun Qiu | Tft-lcd pixel unit and method for manufacturing the same |
US20080117347A1 (en) * | 2006-11-17 | 2008-05-22 | Mi Zhang | Tft lcd array substrate and the manufacturing method thereof |
US20080123030A1 (en) * | 2006-11-29 | 2008-05-29 | Sung Hun Song | Liquid crystal display device |
US20080123007A1 (en) * | 2006-11-29 | 2008-05-29 | Cui Jianing | Thin film transistor liquid crystal display |
US20080142802A1 (en) * | 2006-12-13 | 2008-06-19 | Haijun Qiu | Tft-lcd pixel unit and method for manufacturing the same |
US20080142819A1 (en) * | 2006-12-13 | 2008-06-19 | Junguo Liu | Liquid crystal display and manufacturing method thereof |
US20080164470A1 (en) * | 2007-01-04 | 2008-07-10 | Beijing Boe Optoelectronics Technology Co., Ltd. | Tft array substrate and manufacturing method thereof |
US20080166838A1 (en) * | 2007-01-04 | 2008-07-10 | Beijing Boe Optoelectronics Technology Co., Ltd. | Manufacturing methods of metal wire, electrode and tft array substrate |
US20080296575A1 (en) * | 2007-05-30 | 2008-12-04 | Beijing Boe Optoelectronics Technology Co., Ltd. | Thin film transistor, array substrate and method for manufacturing the same |
US20090167974A1 (en) * | 2007-12-26 | 2009-07-02 | Samsung Electronics Co., Ltd. | Display substrate, display device including the display substrate and method of fabricating the display substrate |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02275417A (ja) * | 1989-04-17 | 1990-11-09 | Nec Corp | 表示素子用薄膜トランジスタ |
JP2870075B2 (ja) | 1989-12-27 | 1999-03-10 | カシオ計算機株式会社 | 薄膜トランジスタパネル及び液晶表示装置 |
JP3226223B2 (ja) * | 1990-07-12 | 2001-11-05 | 株式会社東芝 | 薄膜トランジスタアレイ装置および液晶表示装置 |
JPH052189A (ja) * | 1991-06-26 | 1993-01-08 | Toshiba Corp | 液晶表示装置 |
JPH05119351A (ja) * | 1991-10-29 | 1993-05-18 | Sanyo Electric Co Ltd | 液晶表示装置およびその製造方法 |
US5441768A (en) * | 1994-02-08 | 1995-08-15 | Applied Materials, Inc. | Multi-step chemical vapor deposition method for thin film transistors |
JPH0815711A (ja) | 1994-06-28 | 1996-01-19 | Kyocera Corp | アクティブマトリクス基板 |
KR20000003177A (ko) * | 1998-06-26 | 2000-01-15 | 김영환 | 박막 트랜지스터 액정표시소자 |
KR100301855B1 (ko) | 1998-12-11 | 2001-09-26 | 구본준, 론 위라하디락사 | 멀티도메인 액정표시소자 |
KR100357215B1 (ko) | 1999-06-21 | 2002-10-18 | 엘지.필립스 엘시디 주식회사 | 멀티도메인 액정표시소자 |
CN1195243C (zh) * | 1999-09-30 | 2005-03-30 | 三星电子株式会社 | 用于液晶显示器的薄膜晶体管阵列屏板及其制造方法 |
US6838696B2 (en) * | 2000-03-15 | 2005-01-04 | Advanced Display Inc. | Liquid crystal display |
KR100648211B1 (ko) * | 2000-06-01 | 2006-11-24 | 비오이 하이디스 테크놀로지 주식회사 | 프린지 필드 구동 액정표시장치 및 그의 제조방법 |
KR100878239B1 (ko) * | 2002-09-06 | 2009-01-13 | 삼성전자주식회사 | 액정 표시 장치 및 그 박막 트랜지스터 기판 |
KR20040079683A (ko) * | 2003-03-10 | 2004-09-16 | 삼성전자주식회사 | 액정 표시 장치 |
CN1567074A (zh) | 2003-06-20 | 2005-01-19 | 友达光电股份有限公司 | 具有遮光结构的平面显示器及其制造方法 |
JP2006276160A (ja) | 2005-03-28 | 2006-10-12 | Casio Comput Co Ltd | 液晶表示素子 |
CN100495177C (zh) * | 2006-04-30 | 2009-06-03 | 北京京东方光电科技有限公司 | 一种tft lcd阵列基板器件结构及其制造方法 |
KR101278477B1 (ko) * | 2006-11-07 | 2013-06-24 | 삼성디스플레이 주식회사 | 박막 트랜지스터 기판의 제조 방법 |
-
2009
- 2009-02-27 CN CN2009100786437A patent/CN101819363B/zh active Active
-
2010
- 2010-02-15 US US12/705,694 patent/US20100220254A1/en not_active Abandoned
- 2010-02-23 KR KR1020100016085A patent/KR101119215B1/ko active IP Right Grant
- 2010-02-24 JP JP2010038635A patent/JP5688909B2/ja not_active Expired - Fee Related
-
2013
- 2013-01-09 US US13/737,355 patent/US8917365B2/en active Active
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5166816A (en) * | 1988-11-30 | 1992-11-24 | Nec Corporation | Liquid crystal display panel with reduced pixel defects |
US6057896A (en) * | 1996-11-26 | 2000-05-02 | Samsung Electronics Co., Ltd. | Liquid crystal displays using organic insulating material for a passivation layer and/or a gate insulating layer and manufacturing methods thereof |
US6809787B1 (en) * | 1998-12-11 | 2004-10-26 | Lg.Philips Lcd Co., Ltd. | Multi-domain liquid crystal display device |
US7173680B2 (en) * | 1998-12-11 | 2007-02-06 | L.G.Philips Lcd Co., Ltd | Multi-domain liquid crystal display device |
US7095469B2 (en) * | 1999-02-24 | 2006-08-22 | Lg.Philips Lcd Co., Ltd. | Multi-domain liquid crystal display device |
US20020001048A1 (en) * | 2000-06-29 | 2002-01-03 | Lee Deuk Su | Method of fabricating liquid crystal display with a high aperture ratio |
US20040227865A1 (en) * | 2000-10-31 | 2004-11-18 | Lg. Philips Lcd Co., Ltd. | Array substrate for a liquid crystal display and method for fabricating thereof |
US6795151B2 (en) * | 2001-02-26 | 2004-09-21 | Lg. Philips Lcd Co., Ltd. | Array substrate for in-plane switching mode liquid crystal display device and manufacturing method thereof |
US20030095223A1 (en) * | 2001-11-22 | 2003-05-22 | Samsung Electronics Co., Ltd. | Liquid crystal display |
US20040008312A1 (en) * | 2002-07-12 | 2004-01-15 | Yun Sai Chang | Liquid crystal display device |
US7092049B2 (en) * | 2003-04-25 | 2006-08-15 | Nec Lcd Technologies Ltd. | IPS LCD having light shield film electrically connected to common electrode and overlapped the portion of the protrusion of the common electrode which protruding from both edges of the data line |
US20040239838A1 (en) * | 2003-05-28 | 2004-12-02 | Au Optronics Corp. | Thin film transistor liquid crystal display and method for manufacturing the same |
US20060114397A1 (en) * | 2004-11-30 | 2006-06-01 | Casio Computer Co., Ltd. | Vertical-alignment liquid crystal display device |
US20070246707A1 (en) * | 2006-04-21 | 2007-10-25 | Chaoyong Deng | Thin film transistor liquid crystal display array substrate and manufacturing method thereof |
US20070272926A1 (en) * | 2006-05-23 | 2007-11-29 | Chaoyong Deng | Tft lcd array substrate and manufacturing method thereof |
US20070298554A1 (en) * | 2006-06-23 | 2007-12-27 | Chunping Long | Tft lcd array substrate and manufacturing method thereof |
US20080030639A1 (en) * | 2006-08-04 | 2008-02-07 | Haijun Qiu | Tft-lcd array substrate and manufacturing method thereof |
US20080061295A1 (en) * | 2006-09-11 | 2008-03-13 | Zhangtao Wang | Tft-lcd array substrate and method for manufacturing the same |
US20080100766A1 (en) * | 2006-10-27 | 2008-05-01 | Xing Ming | Tft lcd array substrate and manufacturing method thereof |
US20080105873A1 (en) * | 2006-11-03 | 2008-05-08 | Zhangtao Wang | Tft lcd array substrate and manufacturing method thereof |
US20080105874A1 (en) * | 2006-11-03 | 2008-05-08 | Wei Wang | Thin film transistor, manufacturing method thereof, and tft lcd using the same |
US20080111934A1 (en) * | 2006-11-10 | 2008-05-15 | Hongjiang Wu | Tft-lcd array substrate and manufacturing method thereof |
US20080111136A1 (en) * | 2006-11-10 | 2008-05-15 | Haijun Qiu | Tft-lcd pixel unit and method for manufacturing the same |
US20080117347A1 (en) * | 2006-11-17 | 2008-05-22 | Mi Zhang | Tft lcd array substrate and the manufacturing method thereof |
US20080123030A1 (en) * | 2006-11-29 | 2008-05-29 | Sung Hun Song | Liquid crystal display device |
US20080123007A1 (en) * | 2006-11-29 | 2008-05-29 | Cui Jianing | Thin film transistor liquid crystal display |
US20080142802A1 (en) * | 2006-12-13 | 2008-06-19 | Haijun Qiu | Tft-lcd pixel unit and method for manufacturing the same |
US20080142819A1 (en) * | 2006-12-13 | 2008-06-19 | Junguo Liu | Liquid crystal display and manufacturing method thereof |
US20080164470A1 (en) * | 2007-01-04 | 2008-07-10 | Beijing Boe Optoelectronics Technology Co., Ltd. | Tft array substrate and manufacturing method thereof |
US20080166838A1 (en) * | 2007-01-04 | 2008-07-10 | Beijing Boe Optoelectronics Technology Co., Ltd. | Manufacturing methods of metal wire, electrode and tft array substrate |
US20080296575A1 (en) * | 2007-05-30 | 2008-12-04 | Beijing Boe Optoelectronics Technology Co., Ltd. | Thin film transistor, array substrate and method for manufacturing the same |
US20090167974A1 (en) * | 2007-12-26 | 2009-07-02 | Samsung Electronics Co., Ltd. | Display substrate, display device including the display substrate and method of fabricating the display substrate |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120280239A1 (en) * | 2011-05-06 | 2012-11-08 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for fabricating the thin film transistor array substrate |
US8946701B2 (en) | 2011-12-31 | 2015-02-03 | Boe Technology Group Co., Ltd. | Thin film transistor, array substrate and display device |
US9276126B2 (en) | 2012-01-31 | 2016-03-01 | Sharp Kabushiki Kaisha | Semiconductor device and method for producing same |
US20150014823A1 (en) * | 2012-03-09 | 2015-01-15 | Air Products And Chemicals, Inc. | Compositions and methods for making silicon containing films |
US11626279B2 (en) * | 2012-03-09 | 2023-04-11 | Versum Materials Us, Llc | Compositions and methods for making silicon containing films |
US20150123117A1 (en) * | 2012-05-14 | 2015-05-07 | Sharp Kabushshiki Kaisha | Semiconductor device and method for manufacturing same |
US9653608B2 (en) * | 2013-12-23 | 2017-05-16 | Boe Technology Group Co., Ltd. | Array substrate and manufacturing method thereof, display device and thin film transistor |
US20170192323A1 (en) * | 2014-01-23 | 2017-07-06 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Storage capacitor, pixel unit and method for manufacturing storage capacitor |
US20160351718A1 (en) * | 2015-05-29 | 2016-12-01 | Hon Hai Precision Industry Co., Ltd. | Method for manufacturing thin film transistor substrate |
US20170192328A1 (en) * | 2015-12-31 | 2017-07-06 | Lg Display Co., Ltd. | Display device |
US9915847B2 (en) * | 2015-12-31 | 2018-03-13 | Lg Display Co., Ltd. | Display device with pixel arrangemnt for high resolution |
US10381384B2 (en) * | 2017-01-10 | 2019-08-13 | Boe Technology Group Co., Ltd. | Array substrate, method for manufacturing array substrate, display panel and display device |
CN107065359A (zh) * | 2017-05-31 | 2017-08-18 | 深圳市华星光电技术有限公司 | 显示面板 |
US10444582B1 (en) * | 2018-03-30 | 2019-10-15 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Method for manufacturing array substrate |
US11404641B2 (en) * | 2020-01-06 | 2022-08-02 | Samsung Display Co., Ltd. | Method of manufacturing display apparatus |
Also Published As
Publication number | Publication date |
---|---|
KR101119215B1 (ko) | 2012-03-20 |
CN101819363A (zh) | 2010-09-01 |
CN101819363B (zh) | 2011-12-28 |
US20130122622A1 (en) | 2013-05-16 |
JP2010204656A (ja) | 2010-09-16 |
JP5688909B2 (ja) | 2015-03-25 |
KR20100098304A (ko) | 2010-09-06 |
US8917365B2 (en) | 2014-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8917365B2 (en) | Method of manufacturing TFT-LCD array substrate | |
US8553166B2 (en) | TFT-LCD array substrate and manufacturing method thereof | |
US8879014B2 (en) | TFT-LCD array substrate manufacturing method | |
US8816346B2 (en) | TFT array substrate and manufacturing method thereof | |
CN102034750B (zh) | 阵列基板及其制造方法 | |
US8928831B2 (en) | TFT-LCD array substrate and manufacturing method thereof | |
US7636135B2 (en) | TFT-LCD array substrate and method for manufacturing the same | |
US9372378B2 (en) | TFT-LCD array substrate and method of manufacturing the same | |
US9202892B2 (en) | Manufacturing method of TFT array substrate | |
US20200119054A1 (en) | Display substrate, method for manufacturing the same, and display device | |
US20110297929A1 (en) | Array substrate and method for manufacturing the same | |
CN102023424B (zh) | Tft-lcd阵列基板及其制造方法 | |
US20220069108A1 (en) | Manufacturing Method for Array Substrate and Array Substrate | |
KR20110101905A (ko) | 액정표시장치 어레이 기판 및 그 제조방법 | |
CN101995711B (zh) | Tft-lcd阵列基板及其制造方法 | |
CN101819361B (zh) | Tft-lcd阵列基板及其制造方法 | |
CN110707104B (zh) | 阵列基板的制造方法、阵列基板及显示面板 | |
US20070264597A1 (en) | Method for manufacturing transflective liquid crystal display | |
CN106292109B (zh) | 阵列基板、显示面板及其制造方法、显示装置 | |
US20060077312A1 (en) | TFD LCD device with high aperture ratio | |
CN210837710U (zh) | 阵列基板及显示面板 | |
CN110729236A (zh) | 阵列基板的制造方法、阵列基板及显示面板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, XIANG;RIM, SEUNG MOO;CHEN, XU;AND OTHERS;REEL/FRAME:024041/0949 Effective date: 20100209 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |