TWI854165B - 延遲電路 - Google Patents
延遲電路 Download PDFInfo
- Publication number
- TWI854165B TWI854165B TW110141535A TW110141535A TWI854165B TW I854165 B TWI854165 B TW I854165B TW 110141535 A TW110141535 A TW 110141535A TW 110141535 A TW110141535 A TW 110141535A TW I854165 B TWI854165 B TW I854165B
- Authority
- TW
- Taiwan
- Prior art keywords
- transistor
- drain
- delay circuit
- voltage
- pmos transistor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
- H03K5/134—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices with field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
- H03K2005/00058—Variable delay controlled by a digital setting
- H03K2005/00071—Variable delay controlled by a digital setting by adding capacitance as a load
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00195—Layout of the delay element using FET's
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020-190639 | 2020-11-17 | ||
| JP2020190639A JP7465200B2 (ja) | 2020-11-17 | 2020-11-17 | 遅延回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW202222037A TW202222037A (zh) | 2022-06-01 |
| TWI854165B true TWI854165B (zh) | 2024-09-01 |
Family
ID=78598891
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW110141535A TWI854165B (zh) | 2020-11-17 | 2021-11-08 | 延遲電路 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US11437984B2 (enExample) |
| EP (1) | EP4002690B1 (enExample) |
| JP (1) | JP7465200B2 (enExample) |
| KR (1) | KR102845796B1 (enExample) |
| CN (1) | CN114513197B (enExample) |
| TW (1) | TWI854165B (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102480273B1 (ko) * | 2020-12-03 | 2022-12-23 | 주식회사 지2터치 | P형 트랜지스터를 포함하는 프로그램 가능한 전압이 인가되는 터치 스크린 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5179539A (en) * | 1988-05-25 | 1993-01-12 | Hitachi, Ltd., Hitachi Vlsi Engineering Corporation | Large scale integrated circuit having low internal operating voltage |
| US20020021159A1 (en) * | 2000-08-10 | 2002-02-21 | Nec Corporation | Delay circuit and method |
| US7772908B2 (en) * | 2006-11-07 | 2010-08-10 | Micron Technology, Inc. | Voltage and temperature compensation delay system and method |
| US20160118977A1 (en) * | 2014-10-27 | 2016-04-28 | Texas Instruments Incorporated | Dc-dc converter with temperature, process and voltage compensated dead time delay |
| TWI649969B (zh) * | 2014-09-16 | 2019-02-01 | 納維達斯半導體公司 | 使用氮化鎵裝置半橋功率轉換電路 |
| TWI692943B (zh) * | 2018-02-21 | 2020-05-01 | 美商納維達斯半導體公司 | 功率電晶體控制信號閘 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05110396A (ja) * | 1991-10-16 | 1993-04-30 | Olympus Optical Co Ltd | 信号遅延回路 |
| JPH05304464A (ja) * | 1992-04-27 | 1993-11-16 | Nec Ic Microcomput Syst Ltd | 入力バッファ回路 |
| KR100331257B1 (ko) * | 1998-06-30 | 2002-08-21 | 주식회사 하이닉스반도체 | 일정한지연을갖는지연회로 |
| JP2001210093A (ja) * | 2000-01-25 | 2001-08-03 | Mitsubishi Electric Corp | リペア信号発生回路 |
| KR100399595B1 (ko) * | 2000-11-23 | 2003-09-26 | 삼성전자주식회사 | 신호 지연회로 및 이 회로를 이용한 반도체 메모리 장치 |
| JP3866594B2 (ja) * | 2002-03-15 | 2007-01-10 | Necエレクトロニクス株式会社 | 遅延回路と半導体記憶装置及び半導体記憶装置の制御方法 |
| KR20040014839A (ko) * | 2002-08-12 | 2004-02-18 | 삼성전자주식회사 | 온도 변화에 따른 지연 시간의 변화를 감소시키는 지연회로 |
| US7619457B1 (en) * | 2006-01-20 | 2009-11-17 | Marvell International Ltd. | Programmable delay circuit |
| JP4971699B2 (ja) * | 2006-06-26 | 2012-07-11 | ルネサスエレクトロニクス株式会社 | 遅延回路 |
| CN101123426A (zh) * | 2006-08-10 | 2008-02-13 | 普诚科技股份有限公司 | 延迟电路 |
| US7932764B2 (en) * | 2007-12-06 | 2011-04-26 | Elite Semiconductor Memory Technology Inc. | Delay circuit with constant time delay independent of temperature variations |
| KR100948076B1 (ko) | 2008-04-14 | 2010-03-16 | 주식회사 하이닉스반도체 | 지연회로 및 이를 포함하는 반도체 메모리장치 |
| US7944262B2 (en) * | 2008-05-21 | 2011-05-17 | Elpida Memory, Inc. | Duty correction circuit |
| JP5195547B2 (ja) | 2009-03-13 | 2013-05-08 | 富士電機株式会社 | 半導体装置 |
| CN101557213B (zh) * | 2009-03-27 | 2011-12-21 | 华为技术有限公司 | 延迟单元、环形振荡器及pll电路 |
| US20100327902A1 (en) * | 2009-06-25 | 2010-12-30 | Uniram Technology, Inc. | Power saving termination circuits for dram modules |
| TW201317551A (zh) * | 2011-10-19 | 2013-05-01 | Ili Technology Corp | 溫度感測裝置 |
| JP2013110661A (ja) | 2011-11-24 | 2013-06-06 | Elpida Memory Inc | 半導体装置 |
| US8624652B1 (en) * | 2012-07-02 | 2014-01-07 | Sandisk Technologies Inc. | Accurate low-power delay circuit |
| KR20140062997A (ko) * | 2012-11-15 | 2014-05-27 | 삼성전기주식회사 | 역률 보정 장치, 이를 갖는 전원 공급 장치 및 모터 구동 장치 |
-
2020
- 2020-11-17 JP JP2020190639A patent/JP7465200B2/ja active Active
-
2021
- 2021-10-25 KR KR1020210142545A patent/KR102845796B1/ko active Active
- 2021-10-28 CN CN202111261435.8A patent/CN114513197B/zh active Active
- 2021-11-02 US US17/516,726 patent/US11437984B2/en active Active
- 2021-11-08 TW TW110141535A patent/TWI854165B/zh active
- 2021-11-11 EP EP21207676.4A patent/EP4002690B1/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5179539A (en) * | 1988-05-25 | 1993-01-12 | Hitachi, Ltd., Hitachi Vlsi Engineering Corporation | Large scale integrated circuit having low internal operating voltage |
| US20020021159A1 (en) * | 2000-08-10 | 2002-02-21 | Nec Corporation | Delay circuit and method |
| JP2002124858A (ja) * | 2000-08-10 | 2002-04-26 | Nec Corp | 遅延回路および方法 |
| US7772908B2 (en) * | 2006-11-07 | 2010-08-10 | Micron Technology, Inc. | Voltage and temperature compensation delay system and method |
| TWI649969B (zh) * | 2014-09-16 | 2019-02-01 | 納維達斯半導體公司 | 使用氮化鎵裝置半橋功率轉換電路 |
| US20160118977A1 (en) * | 2014-10-27 | 2016-04-28 | Texas Instruments Incorporated | Dc-dc converter with temperature, process and voltage compensated dead time delay |
| TWI692943B (zh) * | 2018-02-21 | 2020-05-01 | 美商納維達斯半導體公司 | 功率電晶體控制信號閘 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20220067490A (ko) | 2022-05-24 |
| CN114513197B (zh) | 2025-09-19 |
| US20220158630A1 (en) | 2022-05-19 |
| EP4002690A1 (en) | 2022-05-25 |
| EP4002690B1 (en) | 2025-10-29 |
| CN114513197A (zh) | 2022-05-17 |
| JP7465200B2 (ja) | 2024-04-10 |
| US11437984B2 (en) | 2022-09-06 |
| TW202222037A (zh) | 2022-06-01 |
| KR102845796B1 (ko) | 2025-08-13 |
| JP2022079823A (ja) | 2022-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9900010B2 (en) | Level shifter | |
| US7898321B2 (en) | Driver circuit | |
| TWI674720B (zh) | 電源保護電路 | |
| JP2017079431A (ja) | 電圧比較回路 | |
| US10958267B2 (en) | Power-on clear circuit and semiconductor device | |
| TWI854165B (zh) | 延遲電路 | |
| CN101207380A (zh) | 单井电压的电压电平转换器 | |
| CN108809295B (zh) | 电平移位电路 | |
| TWI641219B (zh) | 電源啟動控制電路以及輸入/出控制電路 | |
| US7514960B2 (en) | Level shifter circuit | |
| US11075626B2 (en) | Power-on clear circuit and semiconductor device | |
| JP6421624B2 (ja) | 降圧電源回路および集積回路 | |
| KR100933695B1 (ko) | 반도체 소자 | |
| JP2023067760A (ja) | レベルシフト回路 | |
| US8723581B1 (en) | Input buffers | |
| JP6794395B2 (ja) | 半導体装置 | |
| CN110297517B (zh) | 基准电压产生电路 | |
| JP2017153095A (ja) | 半導体回路及び半導体装置 | |
| JP4658360B2 (ja) | 出力バッファ | |
| WO2025169334A1 (ja) | 出力回路 | |
| JP2001358564A (ja) | パルス幅制御回路 | |
| JP2010067031A (ja) | 基準電圧発生回路および電源クランプ回路 | |
| JP2011091475A (ja) | Cmos出力回路 | |
| WO2019058771A1 (ja) | 入力回路 |