TWI728816B - 發光二極體模組及其製作方法 - Google Patents
發光二極體模組及其製作方法 Download PDFInfo
- Publication number
- TWI728816B TWI728816B TW109116963A TW109116963A TWI728816B TW I728816 B TWI728816 B TW I728816B TW 109116963 A TW109116963 A TW 109116963A TW 109116963 A TW109116963 A TW 109116963A TW I728816 B TWI728816 B TW I728816B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- conductive element
- emitting diode
- opening
- diode module
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 24
- 229910052751 metal Inorganic materials 0.000 claims abstract description 45
- 239000002184 metal Substances 0.000 claims abstract description 45
- 239000010410 layer Substances 0.000 claims description 120
- 238000009713 electroplating Methods 0.000 claims description 61
- 239000011241 protective layer Substances 0.000 claims description 50
- 239000000463 material Substances 0.000 claims description 27
- 238000000034 method Methods 0.000 claims description 10
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 6
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical group [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 239000010949 copper Substances 0.000 claims description 5
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical group [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 3
- 229910052737 gold Inorganic materials 0.000 claims description 3
- 239000010931 gold Substances 0.000 claims description 3
- 229910052759 nickel Inorganic materials 0.000 claims description 3
- 229910052763 palladium Inorganic materials 0.000 claims description 3
- 229910052709 silver Inorganic materials 0.000 claims description 3
- 239000004332 silver Substances 0.000 claims description 3
- 238000004381 surface treatment Methods 0.000 claims description 3
- 238000007747 plating Methods 0.000 abstract description 3
- 230000002093 peripheral effect Effects 0.000 abstract 1
- 238000002955 isolation Methods 0.000 description 7
- 238000005520 cutting process Methods 0.000 description 3
- 238000000748 compression moulding Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000005265 energy consumption Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/483—Containers
- H01L33/486—Containers adapted for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83439—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83455—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/83464—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85455—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85464—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
- H01L2933/0066—Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Led Device Packages (AREA)
Abstract
一種發光二極體模組,其包括第一導電元件、第二導電元件、絕緣結構以及第一電鍍層。第一導電元件包括第一金屬層以及第一保護層。第一保護層包覆於第一金屬層外。第二導電元件包括第二金屬層以及第二保護層。第二保護層包覆於第二金屬層外。絕緣結構包覆第一導電元件的四周以及第二導電元件的四周。絕緣結構包括一第一開口以及一第二開口。第一電鍍層配置於位於第一開口以及第二開口中的第一保護層以及第二保護層上。
Description
本發明有關於一種光學設備及其製作方法,特別有關於一種發光二極體模組及其製作方法。
發光二極體因具有體積小、高效能、壽命長、低能耗等優點,因此已經廣泛應用於不同領域。
在現有的發光二極體中,有利用四方平面無引腳 (Quad Flat No-leads, QFN)的方式封裝。藉由將電連接點向下延伸設置在封裝元件底面,進而達到高密度小體積封裝的優點。然而,如何提供可靠度更高的發光封裝元件,是領域技術人員所不斷發展的目的之一。
本發明實施例提供的發光二極體模組可以具有較高的可靠度。本發明實施例提供的發光二極體模組的製作方法可以製作出可靠度較高的發光二極體模組。
本發明實施例的發光二極體模組包括第一導電元件、第二導電元件、絕緣結構以及第一電鍍層。第一導電元件包括第一金屬層以及第一保護層。第一保護層包覆於第一金屬層外。第二導電元件包括第二金屬層以及第二保護層。第二保護層包覆於第二金屬層外。絕緣結構包覆第一導電元件的四周以及第二導電元件的四周。絕緣結構包括一第一開口以及一第二開口。第一電鍍層配置於位於第一開口以及第二開口中的第一保護層以及第二保護層上。
在本發明的一實施例中,上述的第一金屬層的材質以及第二金屬層的材質為銅。
在本發明的一實施例中,上述的第一保護層的材質以及第二保護層的材質為鎳。
在本發明的一實施例中,上述的第一電鍍層的材質為鈀。
在本發明的一實施例中,上述的發光二極體模組還包括一第二電鍍層。第二電鍍層配置於第一電鍍層上,且第二電鍍層的材質為金。
在本發明的一實施例中,上述的第一電鍍層的材質為銀。
在本發明的一實施例中,上述的第一導電元件具有一第一上表面以及一第一下表面,第二導電元件具有一第二上表面以及一第二下表面。絕緣結構覆蓋部分第一上表面以及部分第二上表面。第一電鍍層覆蓋剩餘第一上表面以及剩餘第二上表面。第一下表面以及第二下表面位於第二開口中。
本發明一實施例的發光二極體模組的製作方法包括:包覆一第一保護層於一第一金屬層外並形成一第一導電元件,且包覆一第二保護層於一第二金屬層外並形成一第二導電元件;以一絕緣結構包覆第一導電元件的四周以及第二導電元件的四周,且絕緣結構包括一第一開口以及一第二開口;以及配置一第一電鍍層於位於第一開口以及第二開口中的第一保護層以及第二保護層上。
在本發明的一實施例中,上述的發光二極體模組的製作方法包括:配置一第二電鍍層於第一電鍍層上。
在本發明的一實施例中,在配置上述的第一電鍍層之前還包括:表面處理絕緣結構以及第一開口和第二開口中的第一保護層和第二保護層。
由上述可知,本發明實施例的發光二極體模組可以藉由第一保護層保護第一金屬層,並藉由第二保護層保護第二金屬層,還可以藉由第一電鍍層提供良好的電性連接介面。本發明實施例的發光二極體模組的製作方法藉由在包覆絕緣結構之前形成第一保護層以及第二保護層,並在包覆絕緣結構之後形成第一電鍍層,以製作出具有較高可靠度的發光二極體模組。
本發明實施例提供的發光二極體模組可以應用在照明裝置、背光模組或顯示裝置,本發明並不限於此。本發明實施例提供的發光二極體模組的製作方法可以製作出可靠度較高的發光二極體模組,其可以應用在照明裝置、背光模組或顯示裝置,本發明並不限於此。
第1圖以及第2圖是本發明一實施例中發光二極體模組的立體示意圖,其中第1圖是朝向絕緣結構的第一開口繪示,第2圖是朝向絕緣結構的第二開口繪示。請參照第1圖,發光二極體模組100包括第一導電元件110、第二導電元件120、絕緣結構130 以及第一電鍍層140。
具體而言,絕緣結構130包括第一開口131,且第一電鍍層140配置於第一開口131中的第一導電元件110以及第二導電元件120上。需要特別說明的是,在第1圖以及第2圖中,第一導電元件110以及第二導電元件120被第一電鍍層140覆蓋,以下將會再以剖面示意圖詳細說明。
請參照第2圖,絕緣結構130還包括第二開口132,且第一電鍍層140配置於第二開口132中的第一導電元件110以及第二導電元件120上。
第3圖是根據第1圖的割面線3所繪示的剖面示意圖。請參照第3圖,第一導電元件110包括第一金屬層111以及第一保護層112。第一保護層112包覆於第一金屬層111外。第二導電元件120包括第二金屬層121以及第二保護層122。第二保護層122包覆於第二金屬層121外。
絕緣結構130包覆第一導電元件110的四周以及第二導電元件120的四周。第一電鍍層140配置於位於第一開口131以及第二開口132中的第一保護層112以及第二保護層122上。換句話說,在本實施例中,絕緣結構130直接連接部分第一保護層112以及部分第二保護層122。
具體而言,絕緣結構130還可以具有隔離條133,且隔離條133配置於第一導電元件110以及第二導電元件120之間。換句話說,第一導電元件110朝向第二導電元件120的邊緣113可以由隔離條133包覆,而第二導電元件120朝向第一導電元件110的邊緣123也可以由隔離條133包覆。
絕緣結構130還可以具有環狀杯134,且隔離條133連接環狀杯134。第一導電元件110的剩餘邊緣114和第二導電元件120的剩餘邊緣124可以由絕緣結構130的環狀杯134包覆。
進一步而言,第一導電元件110具有一第一上表面115以及一第一下表面116,第二導電元件120具有一第二上表面125以及一第二下表面126。
絕緣結構130覆蓋部分第一上表面115以及部分第二上表面125,且絕緣結構130覆蓋的區域沒有第一電鍍層140。第一電鍍層140覆蓋剩餘第一上表面115以及剩餘第二上表面125。第一下表面116以及第二下表面126位於第二開口132中。
另一方面,第一上表面115和第二上表面125共平面。因此,第一電鍍層140配置於第一上表面115以及第二上表面125上,並形成一個適於供發光二極體晶片150配置並電性連接的表面。
具體而言,第一金屬層111的材質以及第二金屬層121的材質為銅,第一保護層112的材質以及第二保護層122的材質為鎳,但本發明不限於此。在本發明的其他實施例中,第一金屬層111的材質以及第二金屬層121的材質可以為其他導電材質。
因此,在本實施例中,包覆於第一金屬層111之外的第一保護層112可以避免第一金屬層111產生置換反應,進而影響產品的信賴性,並提升發光二極體晶片150的電性連接品質的可靠度。舉例而言,本實施例的第一金屬層111的材質以及第二金屬層121的材質為銅,第一保護層112以及第二保護層122可以各自保護第一金屬層111和第二金屬層121並避免銅置換,進而影響產品信賴性功能。
另一方面,第一電鍍層140的材質為銀。因此,第一電鍍層140可以進一步提升電性連接的品質。
第4圖是本發明另一實施例中發光二極體模組的剖面示意圖。請參照第4圖,在本發明的其他實施例中,發光二極體模組100A類似於上述實施例的發光二極體模組100,其包括第一導電元件110、第二導電元件120、絕緣結構130以及第一電鍍層140。
在本實施例中,發光二極體模組100A還包括第二電鍍層160。第二電鍍層160配置於第一電鍍層140上。具體而言,本實施例的第二電鍍層160只配置於第一電鍍層140之上。
舉例而言,第一電鍍層140的材質為鈀,而第二電鍍層160的材質為金。因此,第一電鍍層140和第二電鍍層160可以共同形成一個適於電性連接發光二極體晶片150的導電結構,但本發明不限於此。在本發明的其他實施例中,第一電鍍層140的材質和第二電鍍層160的材質還可以為其他導電材質。
第5圖至第7圖是本發明一實施例中製作發光二極體模組的流程的剖面示意圖。請參照第5圖,根據本實施例中發光二極體模組的製作方法,第一保護層112係包覆於第一金屬層111外以共同形成第一導電元件110,且第二保護層122係包覆於第二金屬層121外以共同形成第二導電元件120。
具體而言,第一導電元件110的第一上表面115和第二導電元件120的第二上表面125共平面。第一導電元件110的第一下表面116和第二導電元件120的第二下表面126共平面。
請參照第6圖,根據本實施例的製作方法,第一導電元件110的四周以及第二導電元件120的四周係以絕緣結構130包覆,且絕緣結構130包括第一開口131以及第二開口132。
請參照第7圖,根據本實施例的製作方法,第一電鍍層140係配置於位於第一開口131以及第二開口132中的第一保護層112以及第二保護層122上。
因此,本實施例的第一電鍍層140僅配置於絕緣結構130所暴露的第一保護層112以及第二保護層122。換句話說,第一導電元件110的四周個別被絕緣結構130以及第一電鍍層140覆蓋,且絕緣結構130和第一電鍍層140在第一導電元件110上的分布區域彼此不重疊。第二導電元件120的四周個別被絕緣結構130以及第一電鍍層140覆蓋,且絕緣結構130和第一電鍍層140在第二導電元件120上的分布區域彼此不重疊。藉由上述步驟,本實施例的製作方法可以進一步配置發光二極體晶片150(請參照第3圖)在第二導電元件120上以形成上述發光二極體模組100(請參照第3圖)。
另一方面,本實施例的絕緣結構130是以壓模的方式製作而成,進而暴露部分第一保護層112以及第二保護層122。在其他實施例中的製作方法在配置第一電鍍層140之前還可以進一步對絕緣結構130以及絕緣結構130所暴露的第一保護層112以及第二保護層122作表面處理。詳細而言,表面處理絕緣結構130,並表面處理絕緣結構130的第一開口131以及第二開口132中的第一保護層112以及第二保護層122,進而去除絕緣結構130在壓模製程過後產生的毛邊以及第一保護層112和第二保護層122上的金屬氧化層。
第8圖是本發明另一實施例中製作發光二極體模組的流程中的剖面示意圖。請參照第8圖,在本發明的另依實施例中,根據發光二極體模組的製作方法,可以進一步配置一第二電鍍層160於第一電鍍層140上。藉由上述步驟,本實施例的製作方法可以進一步配置發光二極體晶片在第二導電元件120上以形成上述發光二極體模組100A(請參照第4圖)。
綜上所述,本發明實施例的發光二極體模組可以藉由第一保護層保護第一金屬層,並藉由第二保護層保護第二金屬層,且第一電鍍層配置於絕緣結構所暴露第一導電元件以及第二導電元件,以提供良好的電性連接介面。本發明實施例的發光二極體模組的製作方法藉由在包覆絕緣結構之前形成第一保護層以及第二保護層,並在包覆絕緣結構之後形成第一電鍍層,以製作出具有較高可靠度的發光二極體模組。
3:割面線
100:發光二極體模組
100A:發光二極體模組
110:第一導電元件
111:第一金屬層
112:第一保護層
113:邊緣
114:邊緣
115:第一上表面
116:第一下表面
120:第二導電元件
121:第二金屬層
122:第二保護層
123:邊緣
124:邊緣
125:第二上表面
126:第二下表面
130:絕緣結構
131:第一開口
132:第二開口
133:隔離條
134:環狀杯
140:第一電鍍層
150:發光二極體晶片
160:第二電鍍層
第1圖以及第2圖是本發明一實施例中發光二極體模組的立體示意圖;
第3圖是根據第1圖的割面線3所繪示的剖面示意圖;
第4圖是本發明另一實施例中發光二極體模組的剖面示意圖;
第5圖至第7圖是本發明一實施例中製作發光二極體模組的流程的剖面示意圖;以及
第8圖是本發明另依實施例中製作發光二極體模組的流程的剖面示意圖。
國內寄存資訊(請依寄存機構、日期、號碼順序註記)
無
國外寄存資訊(請依寄存國家、機構、日期、號碼順序註記)
無
100:發光二極體模組
110:第一導電元件
111:第一金屬層
112:第一保護層
113:邊緣
114:邊緣
115:第一上表面
116:第一下表面
120:第二導電元件
121:第二金屬層
122:第二保護層
123:邊緣
124:邊緣
125:第二上表面
126:第二下表面
130:絕緣結構
131:第一開口
132:第二開口
133:隔離條
134:環狀杯
140:第一電鍍層
150:發光二極體晶片
Claims (9)
- 一種發光二極體模組,包括:一第一導電元件,包括:一第一金屬層;以及一第一保護層,包覆於所述第一金屬層外;一第二導電元件,包括:一第二金屬層;以及一第二保護層,包覆於所述第二金屬層外;一絕緣結構,包覆所述第一導電元件的四周以及所述第二導電元件的四周,所述絕緣結構包括一第一開口以及一第二開口;以及一第一電鍍層,配置於位於所述第一開口以及所述第二開口中的所述第一保護層以及所述第二保護層上;其中,所述第一導電元件具有一第一上表面以及一第一下表面,所述第二導電元件具有一第二上表面以及一第二下表面,所述絕緣結構覆蓋部分所述第一上表面以及部分所述第二上表面,所述第一電鍍層覆蓋剩餘所述第一上表面以及剩餘所述第二上表面,且所述第一下表面以及所述第二下表面位於所述第二開口中。
- 如請求項1所述之發光二極體模組,其中所述第一金屬層的材質以及所述第二金屬層的材質為銅。
- 如請求項1所述之發光二極體模組,其中所 述第一保護層的材質以及所述第二保護層的材質為鎳。
- 如請求項1所述之發光二極體模組,其中所述第一電鍍層的材質為鈀。
- 如請求項4所述之發光二極體模組,還包括一第二電鍍層,其配置於所述第一電鍍層上,且所述第二電鍍層的材質為金。
- 如請求項1所述之發光二極體模組,其中所述第一電鍍層的材質為銀。
- 一種發光二極體模組的製作方法,包括:包覆一第一保護層於一第一金屬層外並形成一第一導電元件,且包覆一第二保護層於一第二金屬層外並形成一第二導電元件;以一絕緣結構包覆所述第一導電元件的四周以及所述第二導電元件的四周,且所述絕緣結構包括一第一開口以及一第二開口;以及配置一第一電鍍層於位於所述第一開口以及所述第二開口中的所述第一保護層以及所述第二保護層上。
- 如請求項7所述之發光二極體模組的製作方法,包括: 配置一第二電鍍層於所述第一電鍍層上。
- 如請求項7所述之發光二極體模組的製作方法,其中在配置所述第一電鍍層之前還包括:表面處理所述絕緣結構以及所述第一開口和所述第二開口中的所述第一保護層和所述第二保護層。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109116963A TWI728816B (zh) | 2020-05-21 | 2020-05-21 | 發光二極體模組及其製作方法 |
CN202110209389.0A CN113707789A (zh) | 2020-05-21 | 2021-02-24 | 发光二极管模块及其制作方法 |
US17/200,926 US11705547B2 (en) | 2020-05-21 | 2021-03-15 | Manufacturing method of light emitting diode module |
JP2021067502A JP2021184458A (ja) | 2020-05-21 | 2021-04-13 | 発光ダイオードモジュール及びその製造方法 |
US18/346,871 US20230343901A1 (en) | 2020-05-21 | 2023-07-05 | Light emitting diode module and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW109116963A TWI728816B (zh) | 2020-05-21 | 2020-05-21 | 發光二極體模組及其製作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI728816B true TWI728816B (zh) | 2021-05-21 |
TW202145597A TW202145597A (zh) | 2021-12-01 |
Family
ID=77036475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109116963A TWI728816B (zh) | 2020-05-21 | 2020-05-21 | 發光二極體模組及其製作方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US11705547B2 (zh) |
JP (1) | JP2021184458A (zh) |
CN (1) | CN113707789A (zh) |
TW (1) | TWI728816B (zh) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170133568A1 (en) * | 2014-12-22 | 2017-05-11 | Nichia Corporation | Light emitting device |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI253188B (en) * | 2004-11-19 | 2006-04-11 | Epistar Corp | Method of forming light emitting diode array |
JP2008192635A (ja) * | 2007-01-31 | 2008-08-21 | Matsushita Electric Ind Co Ltd | 光半導体装置、リードフレームおよび光半導体装置の製造方法 |
JP3155420U (ja) * | 2009-06-04 | 2009-11-19 | 光宏精密股▲分▼有限公司 | 反射性と導体金属層を具備するプラスチック・リードフレーム構造 |
JP5602578B2 (ja) | 2010-10-19 | 2014-10-08 | 株式会社神戸製鋼所 | Led用リードフレーム |
JP2012182207A (ja) | 2011-02-28 | 2012-09-20 | Toppan Printing Co Ltd | Led素子用リードフレームおよびその製造方法 |
JP2013041950A (ja) | 2011-08-12 | 2013-02-28 | Sharp Corp | 発光装置 |
JP2013179271A (ja) | 2012-01-31 | 2013-09-09 | Rohm Co Ltd | 発光装置および発光装置の製造方法 |
JP6021416B2 (ja) | 2012-05-01 | 2016-11-09 | 日東電工株式会社 | 光半導体装置用リフレクタ付リードフレームおよびそれを用いた光半導体装置並びにその製造方法 |
JP5998621B2 (ja) * | 2012-05-10 | 2016-09-28 | 大日本印刷株式会社 | Led用リードフレーム及び当該led用リードフレームを用いた半導体装置 |
JP6291713B2 (ja) | 2013-03-14 | 2018-03-14 | 日亜化学工業株式会社 | 発光素子実装用基体及びそれを備える発光装置、並びにリードフレーム |
KR102085888B1 (ko) * | 2013-05-08 | 2020-03-06 | 엘지이노텍 주식회사 | 발광 소자 |
JP2016001702A (ja) * | 2014-06-12 | 2016-01-07 | 大日本印刷株式会社 | 樹脂付リードフレームおよびその製造方法、ならびにledパッケージおよびその製造方法 |
JP6701711B2 (ja) | 2014-12-22 | 2020-05-27 | 日亜化学工業株式会社 | 発光装置 |
JP6668742B2 (ja) | 2015-12-22 | 2020-03-18 | 日亜化学工業株式会社 | 発光装置、並びにパッケージ及びその製造方法 |
CN106972093B (zh) * | 2016-01-13 | 2019-01-08 | 光宝光电(常州)有限公司 | 发光二极管封装结构 |
JP2017157644A (ja) | 2016-02-29 | 2017-09-07 | Shマテリアル株式会社 | 多列型led用リードフレーム |
TWI600925B (zh) | 2016-04-15 | 2017-10-01 | 中強光電股份有限公司 | 頭戴式顯示裝置 |
JP6250749B2 (ja) * | 2016-07-22 | 2017-12-20 | 大日本印刷株式会社 | Led用基板とその製造方法および半導体装置 |
JP7174240B2 (ja) * | 2018-11-30 | 2022-11-17 | 日亜化学工業株式会社 | 発光装置の製造方法 |
US20200227343A1 (en) * | 2019-01-11 | 2020-07-16 | Chang Wah Technology Co., Ltd. | Semiconductor device package |
-
2020
- 2020-05-21 TW TW109116963A patent/TWI728816B/zh active
-
2021
- 2021-02-24 CN CN202110209389.0A patent/CN113707789A/zh active Pending
- 2021-03-15 US US17/200,926 patent/US11705547B2/en active Active
- 2021-04-13 JP JP2021067502A patent/JP2021184458A/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170133568A1 (en) * | 2014-12-22 | 2017-05-11 | Nichia Corporation | Light emitting device |
Also Published As
Publication number | Publication date |
---|---|
JP2021184458A (ja) | 2021-12-02 |
CN113707789A (zh) | 2021-11-26 |
US11705547B2 (en) | 2023-07-18 |
TW202145597A (zh) | 2021-12-01 |
US20210367123A1 (en) | 2021-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9837581B2 (en) | Light emitting device and light emitting device package | |
US5886401A (en) | Structure and fabrication method for interconnecting light emitting diodes with metallization extending through vias in a polymer film overlying the light emitting diodes | |
TWI418063B (zh) | 發光二極體封裝結構及其製造方法 | |
US8709842B2 (en) | Light-emitting diode package and method for manufacturing the same | |
KR200493123Y1 (ko) | 발광 소자 패키지 | |
JP2012028630A (ja) | Led用リードフレームまたは基板およびその製造方法、ならびに半導体装置およびその製造方法 | |
TW201344965A (zh) | 發光二極體封裝體 | |
TW201511347A (zh) | 發光二極體封裝結構及其製造方法 | |
TW201131673A (en) | Quad flat no-lead package and method for forming the same | |
US8669142B2 (en) | Method of manufacturing package structure | |
JP2012124248A (ja) | Ledチップ搭載用リードフレーム基板及びその製造方法並びにledパッケージ | |
US8709840B2 (en) | Light-emitting device package and method of manufacturing the same | |
CN105990491A (zh) | 改良的发光二极管封装结构与方法 | |
TWI728816B (zh) | 發光二極體模組及其製作方法 | |
CN104112811B (zh) | 一种led的封装方法 | |
TW201351515A (zh) | 封裝載板及其製作方法 | |
US20150084171A1 (en) | No-lead semiconductor package and method of manufacturing the same | |
WO2008138182A1 (fr) | Diode électroluminescente de type à puce | |
US20230343901A1 (en) | Light emitting diode module and manufacturing method thereof | |
TWI839000B (zh) | 封裝結構以及封裝方法 | |
TWI672834B (zh) | 光源模組以及光源模組之製造方法 | |
CN207690827U (zh) | 具有接点沟槽的预成形导线架 | |
KR20080041013A (ko) | 초박형 표면실장 led 패키지 및 그 제조방법 | |
TWI542031B (zh) | 光學封裝及其製造方法 | |
TW202420582A (zh) | 顯示組件、包含其之顯示裝置及其製造方法 |