TWI502711B - 導線架基板及其製造方法與半導體裝置 - Google Patents
導線架基板及其製造方法與半導體裝置 Download PDFInfo
- Publication number
- TWI502711B TWI502711B TW098132930A TW98132930A TWI502711B TW I502711 B TWI502711 B TW I502711B TW 098132930 A TW098132930 A TW 098132930A TW 98132930 A TW98132930 A TW 98132930A TW I502711 B TWI502711 B TW I502711B
- Authority
- TW
- Taiwan
- Prior art keywords
- connection terminal
- external connection
- point
- height
- lead frame
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
- H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15182—Fan-in arrangement of the internal vias
- H01L2924/15183—Fan-in arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Description
本發明係有關於適合組裝半導體元件之半導體封裝基板或半導體裝置,尤其係有關於導線架基板及其製造方法以及使用該導線架基板及其製造方法的半導體裝置。
在由QFP(Quad Flat Package)所代表之使用導線架的半導體封裝,用以和印刷配線基板連接的外導線係配置於半導體封裝的側面。
導線架於金屬板的雙面形成所要的光阻劑圖案,再從雙面蝕刻,藉此,可得到半導體元件裝載部、屬於和半導體元件電極之連接部的內導線、外導線、以及固定這些導線的外框部。又,除了蝕刻工法以外,利用沖床的沖孔加工亦可得到。
在有關半導體封裝的組立步驟方面,於半導體元件裝載部打線接合半導體元件之後,使用金線等,電性連接半導體元件的電極和內導線。然後,對包含有內導線部的半導體元件附近進行樹脂密封,裁斷外框部,並因應需要對外導線施加彎曲加工。
然而,如此被設置於側面的外導線,從微細化的加工性能來看,在約30mm正方的封裝尺寸,其接腳的限度為200至300支。
近年來,隨著半導體元件的電極數增加,在側面具有外導線之導線架型式的半導體封裝已無法應付端子數,部分置換成BGA(Ball Grid Aray球格陣列)或LGA(Land Grid Aray平面球格陣列)型式等在封裝基板底面將和印刷配線基板的外部連接端子配置成陣列狀的半導體封裝。
這些所使用的基板,一般是以鑽頭對雙面貼銅玻璃環氧樹脂基板鑽孔,並透過電鍍在孔內導通,一側面形成用以和半導體元件之電極連接的端子,在另一側面形成排列成陣列狀的外部連接端子。
可是,因為這些基板之製造的步驟變得複雜、費用變得昂貴,同時在基板內之配線連接使用電鍍,所以具有所謂可靠性比導線架型式之封裝差的問題點。
因而,公開一種BGA型式的半導體封裝構造,其利用將導線架從雙面蝕刻的步驟,並使用導線架(例如專利文獻1)。
這是改變表裡之光阻劑的圖案,同時蝕刻,或者在蝕刻一側後,將預模製樹脂塗布於蝕刻面表層後,從另一面施加蝕刻,藉此,於一面形成半導體元件電極的連接端子,並於另一面形成外陣列狀部連接端子。
[專利文獻1]專利第3642911號公報
第5A圖及第5B圖表示先前技術之導線架基板的剖面圖。
在BGA型式的導線架,外部連接端子111的個數一增加時,半導體元件電極連接端子109側的配線110變長。此配線是將金屬板進行半蝕刻而製作,其寬度及厚度都小,具有所謂在蝕刻以後的步驟發生折斷或彎曲而良率變得很差的問題。
相對地,在例如專利文獻1所記載的技術公開,首先,僅外部連接端子111側進行半蝕刻,在蝕刻面形成電積聚醯亞胺層119後,以蝕刻形成半導體元件電極連接端子109側。藉此,微細的配線110係由層薄膜之聚醯亞胺樹脂層119所載持,以避免在製作導線架時配線折斷或彎曲。
可是,依據專利文獻1的技術,在將半導體元件裝載於本構造之導線架基板,並利用打線接合方式連接半導體元件電極和連接端子109時,因為連接端子109的下部成為中空,所以線連接的力未作用,而發生連接不良,具有顯著降低組立良率的問題點。
此外,(在專利文獻1雖未記載),在其他的對策方面,亦想到一種技術,其替代電沈積聚醯亞胺層,而澆注預模製樹脂,使樹脂層變厚。推測利用此對策可某程度地避免接合不良的問題。可是,塗布量的調整很難,不是可完全避免中空狀態者。
因而,若使用印刷技術對第2面塗布一定量的預模製樹脂,則較均勻地形成樹脂層。雖然於外部連接端子上亦形成樹脂層,但是因為膜厚均勻,所以推測除去步驟變得容易。
可是,在以往之外部連接端子11的構造(第6A圖、第6B圖各自表示第1次蝕刻後的上視圖。),如直徑約200~400μm、高度約100~180μm般體積很大,擔心這根據印刷條件在印刷後將氣泡捲入樹脂層,而擔心生產時顯著降低良率的問題點。
第6C圖表示印後後使熱硬化的外部連接端子附近之樹脂層的狀態。如在第6A圖~第6C圖以模式所示,擔心對印刷方向(以箭號D1表示)在超過外部連接端子處前形成氣泡的問題點。
本發明係鑑於這種先前技術之問題點而發明者,其課題在於提供一種可充分應付半導體元件之電極數的增加、不會引起氣泡之混入、可靠性高以及可穩定地進行製作及半導體封裝組立之導線架基板及其製造方法以及相關的半導體裝置。
本發明之第1形態是一種導線架基板,其具備:具有第1面和第2面的金屬板;形成於該第1面之半導體元件裝載部、半導體元件電極連接端子以及第1外框部;外部連接端子,係形成於該第2面,並電性連接於該半導體元件電極連接端子;形成於該第2面之第2外框部;以及形成於該第1外框部和該第2外框部之間隙的樹脂層;該導線架基板的特徵為:於該樹脂層所埋設之該外部連接端子的側面,至該第1面的側底部形成至少1處的突出部。
本發明之第2形態是一種導線架基板的製造方法,其特徵為:於金屬板的第1面形成半導體元件裝載部、半導體元件電極連接端子、以及外框部;於該金屬板的第2面形成光阻劑圖案,其用以分別形成和該半導體元件電極連接端子連接的外部連接端子及外框部;用以形成該外部連接端子之該光阻劑圖案係形成為具有1處以上之突起狀的圖案;於該第2面之金屬板所露出的金屬板露出部,利用蝕刻形成未貫穿的孔部;對該孔部,從該外部連接端子朝向突出部方向塗布液狀預模製樹脂後,加熱使其變硬,藉此形成樹脂層;藉由蝕刻該第1面,而形成該半導體元件裝載部、和該外部連接端子電性連接的該半導體元件電極連接端子、以及外框部。
本發明之第3形態是一種半導體裝置,係導線架基板,其具備:具有第1面和第2面的金屬板;形成於該第1面之半導體元件裝載部、半導體元件電極連接端子以及第1外框部;外部連接端子,係形成於該第2面,並電性連接於該半導體元件電極連接端子;形成於該第2面之第2外框部;以及形成於該第1外框部和該第2外框部之間隙的樹脂層;該半導體裝置之特徵為:該導線架基板係於該樹脂層所埋設之該外部連接端子的側面,至該第1面的側底部形成至少1處的突出部;於該導線架基板,裝載半導體元件,而且以打線接合方式構成該導線架基板和該半導體元件之電性連接。
依據本發明,可將用以和印刷配線基板連接的外部連接端子以陣列狀配置於導線架基板的整個背面,而可應付半導體元件的多端子化。又,是以導線架為基底的基板,因為未使用電鍍配線,所以可確保對熱應力的可靠性。
另一方面,在製作基板時,不會發生配線之折斷或彎曲以及混入氣泡的不良,在是半導體封裝組立步驟的打線接合時,因為預模製樹脂層係以和外部連接端子表面同一面的方式存在,故打線連接端子的下部可穩定地連接。
第1A圖~第1F圖表示本導線架基板之製程的示意剖面。
於導線架所使用之金屬板1的雙面上形成光阻劑的圖案2(第1B圖)。在第1A圖~第1F圖,於上面形成半導體元件裝載部8、和半導體元件電極連接之連接端子9、配線10以及外框部12的圖案,於金屬板1的下面形成外部連接端子11及外框部的圖案。
而,本發明之實施形態如第2A圖所示,除了是所要之形狀的外部連接端子形成圖案(在此情況為圓形)以外,還預先適當地作入1處以上的突起部13。
以此光阻劑所製作之突起部13的圖案,設計成在後面的蝕刻第2金屬面不會殘留。
突起部13的圖案一般可設定成寬度30μm以下、長度100μm以下。但是,受到形成孔部3的蝕刻條件及蝕刻量的影響,因為蝕刻後所殘留之金屬部分的大小和形狀會變化,所以需要考慮此變化而預先使光阻劑圖案之突起部13的尺寸變成最佳值。
作為金屬板,雖然只要是具有作為導線架的蝕刻加工性、機械強度、導熱性以及膨脹係數等,則可使用任何材料,但是常使用由42合金所代表之鐵-鎳系合金、或為了提高機械強度而添加各種金屬元素的銅系合金等。
使用氯化亞鐵液等將金屬板溶解的蝕刻液從下面蝕刻,而形成孔部3(第1C圖)。因為金屬板之殘留部最後成為配線,孔部3的深度殘留約10μm~50μm厚較佳,使可在從第2次之上面側的蝕刻時形成微細配線。
於外部連接端子形成於至少1處以上如第2B圖、第2C圖所示的突出部14。
第2C圖表示第2B圖之A2-A2間的剖面,突出部14形成為比第2面更低。第2B圖表示突出部14形成1處之狀態,第2D圖表示形成2處之狀態。
然後,使被蝕刻加工之金屬板的上下面顛倒,並在箭號D5方向將液狀預模製樹脂5塗布於金屬板的上面(第1D圖)。
塗布是應用印刷技術,在生產性或品質上一般較佳。作為印刷方法,雖然只要可適當地厚塗布,任何方向都可,但是一般以網印較佳。藉由印刷的方向在第2B圖之箭號D2、第2D圖之箭號D3、D4的方向進行,而可使在預模製樹脂的流動具有方向性,並防止氣泡的捲入。在塗布後將預模製樹脂加熱,使其變硬(第1E圖)。
在印刷塗布後,因為第2面均勻地形成約數μm的樹脂層6(未圖示),所以需要除去樹脂層,使第2面露出。作為除去方法,可從乾蝕刻、機械硏磨以及化學硏磨等作選擇。
進而,蝕刻反面,形成半導體元件裝載部8、半導體元件電極連接端子9以及配線10,而得到導線架基板7(第1F圖)。在第3圖表示外部連接端子側的上視圖。可陣列狀地配置外部連接端子,而可應付半導體元件的多接腳化。
第4A圖表示已裝載半導體元件15並進行了打線接合的剖面圖。利用晶元連接材料17貼黏半導體元件15,再以金線16和半導體元件電極連接端子9連接。因應於需要,而對半導體元件電極連接端子適當地施加鍍鎳-金、鍍錫、鍍銀、或鍍鎳-鈀-金等任一種。
此外,在進行打線接合時,將本導線架基板放置於熱塊上,並一面加熱一面進行接合,而預模製樹脂以同一面位於半導體元件電極連接端子9的下部,又,因為難產生中空構造,所以不會產生接合不良之組立。
最後,利用傳送模或澆注劑(potting)將半導體元件側密封,再以鑽石刀等使外框部分離,而作成小片(第4B圖)。
若是BAG型式,將焊劑球裝載於外部連接端子,而得到使用導線架基板的半導體封裝。
作為應用本發明之實施形態的一例,使用第1A圖~第1F圖說明BGA(Ball Grid Aray;球格陣列)型式的導線架基板。
所製造之BGA的封裝尺寸是10mm正方,並於封裝下面具有168支接腳之陣列形的外部連接端子。
首先,如第1A圖所示,準備寬度為150mm、厚度為200μm之長條帶狀的銅合金製金屬板1(古河電工製,EFTEC64T)。
接著,如第1B圖所示,於金屬板1的雙面,以輥塗布器將光阻劑(東京應化(股份公司)製,OFPR4000)塗布成厚度5μm後,以90℃進行前烘烤。
接著,經由具有所要之圖案的光罩從雙面進行圖案曝光,然後,以1%碳酸鈉水溶液進行顯像處理後,進行沖水及後烘烤,而得到第1B圖所示之光阻劑圖案2。
作為光阻劑圖案,於第1面,形成用以形成半導體元件裝載部8、半導體元件電極連接端子9、配線10以及外框部12的圖案,於第2面形成用以形成具有突起部13(第2A圖)的外部連接端子11及外框部12的圖案。在此,突起部13的形狀採用和外部連接端子接觸之寬度為30μm、長度為80μm之等腰三角形的形狀。
然後,以保護片覆蓋並保護金屬板1的第1面側後(未圖示),使用氯化亞鐵溶液自金屬板的第2面進行第1次的蝕刻處理,使從第2面側的光阻劑圖案所露出的金屬板部位的厚度薄至30μm(第1C圖)。
又,可於外部連接端子側面形成長度約40μm的突出部14。所使用之氯化亞鐵溶液的比重設為1.38、液溫為50℃。
接著,對在第1次蝕刻已形成孔部的第2面,使用液狀的熱硬化樹脂(信越化學(股份公司)製,SMC-376KF1),進行網印塗布。印刷方向從無突出部14處向突出物的方向進行(第1D圖)。
進而,以180℃進行硬化3小時,而形成預模製層13。熱硬化樹脂的埋入性良好,未觀察到包含有氣泡的不良。
因為在外部連接端子11、外框部12之未被蝕刻的面上殘留約1μm的熱硬化樹脂層,所以在60℃之過錳酸鉀的鹼性水溶液(40g/L過錳酸鉀+20g/L氫氧化鈉)進行處理約3分鐘而除去。
接著,在除去第1面側的保護片後,利用氯化亞鐵溶液自金屬板的第1面側施加第2次的蝕刻處理,溶解並除去從光阻劑圖案所露出的金屬板部位,而形成半導體元件裝載部8、半導體元件電極連接端子9、配線10以及外框部12(第1E圖)。外部連接端子11從半導體元件電極連接端子9延伸。
此外,雖未圖示,為了避免對下面側進行不要的蝕刻,在第2次的蝕刻處理時預先將保護片等貼黏於第2面側較佳。
接著,剝離第1面的光阻劑圖案2,而得到所要之導線架型BGA基板7(第1F圖)。
然後,對在光阻劑剝離後所露出的金屬面,施加鍍電解鎳一金。
鎳之厚度是5μm,金之厚度是0.1μm(未圖示)。
接著,使用晶元連接材料17將半導體元件15裝載於本發明之導線架型BGA基板7,以150℃在1小時使晶元連接材料變硬。進而,使用直徑30μm的金線16,將半導體元件的電極和半導體元件電極連接端子9進行打線連接(第4A圖)。
打線的加熱溫度以200℃進行,測定半導體元件電極連接端子側之金線的拉力強度,有9g以上,得到良好的連接。
然後,如第4B圖所示,將包含有半導體元件電極連接端子的區域進行傳送模密封,並裁成小片,而得到使用導線架型BGA基板的半導體封裝。
藉由使用本發明之導線架基板的製造方法,可得到降低製造時的不良或半導體封裝組立時的不良,並提高對熱應力之可靠性的導線架基板,尤其適用於以導線架型式之半導體封裝無法應付的多接腳封裝基板。
1...金屬板
2...光阻劑圖案
3...孔部
4...橡皮刮
5...液狀預模製樹脂
6...樹脂層
7...導線架基板
8...半導體元件裝載部
9...半導體元件電極連接端子
10...配線
11...外部連接端子
12...外框部
13...光阻劑突起圖案
14...突出部
15...半導體元件
16...金線
17...晶元連接材料
18...傳送模製樹脂
19...氣泡
第1A圖係表示本發明之實施形態的導線架基板之製造方法之一例的剖面圖。
第1B圖表示本發明之實施形態的導線架基板之製造方法的一例,是在第1A圖之下一步驟的剖面圖。
第1C圖表示本發明之實施形態的導線架基板之製造方法的一例,是在第1B圖之下一步驟的剖面圖。
第1D圖表示本發明之實施形態的導線架基板之製造方法的一例,是在第1C圖之下一步驟的剖面圖。
第1E圖表示本發明之實施形態的導線架基板之製造方法的一例,是在第1D圖之下一步驟的剖面圖。
第1F圖表示本發明之實施形態的導線架基板之製造方法的一例,是在第1E圖之下一步驟的剖面圖。
第2A圖係表示在本發明之實施形態的導線架基板之光阻劑圖案的上視圖。
第2B圖係表示在本發明之實施形態的導線架基板之蝕刻後的上視圖。
第2C圖係在第2B圖的A2-A2剖面圖。
第2D圖係本發明之實施形態的其他例之導線架基板之蝕刻後的上視圖。
第3圖係本發明之實施形態的導線架基板的一例,是最初之蝕刻後的上視圖。
第4A圖係關於本發明之實施形態的導線架基板的一例,裝載半導體元件並打線後的剖面圖。
第4B圖係關於本發明之實施形態的導線架基板的一例,已傳送模密封後的剖面圖。
第5A圖係表示以往之導線架基板的一例的剖面圖。
第5B圖係表示以往之導線架基板之其他例的剖面圖。
第6A圖係以往之導線架基板的一例,是外部連接端子之最初之蝕刻後的上視圖。
第6B圖係以往之導線架基板的一例,是外部連接端子之最初之蝕刻後的剖面圖。
第6C圖係以往之導線架基板的一例,是外部連接端子之最初之蝕刻後,形成樹脂層後的上視圖。
1...金屬板
2...光阻劑圖案
13...光阻劑突起圖案
Claims (15)
- 一種導線架基板,其具備:具有第1面和第2面的金屬板;形成於該第1面之半導體元件裝載部;至少一個半導體元件電極連接端子;形成於該第1面的第1外框部;至少一個外部連接端子,係形成於該第2面,並電性連接於該至少一個半導體元件電極連接端子;形成於該第2面之第2外框部;以及形成於該第1外框部和該第2外框部之間隙的樹脂層;該導線架基板的特徵為:於該樹脂層所埋設之該至少一個外部連接端子的側面,從該至少一個外部連接端子的側上部至側底部形成至少1處的突出部;該至少1處的突出部的第1點和該至少1處的突出部的第2點之間的第1高度,除了該第1點以外,係比該至少一個外部連接端子的第2高度還低;該第1點離該至少一個外部連接端子最近,該第2點離該至少一個外部連接端子最遠。
- 如請求項1之導線架基板,其中該至少1處的突出部的高度,距離該至少一個外部連接端子的該側上部愈遠就愈低。
- 如請求項2之導線架基板,其中距離該至少一個外部連接端子的該側上部最近之第1點的該至少1處的突出部的高度,係與該至少一個外部連接端子的該側上部的高度相同,距離該至少一個外部連接端子的該側上部最遠之第2點的該至少1處的突出部的高度,係與該至少一個外部連接端子的該側底部的高度相同。
- 如請求項3之導線架基板,其中該至少1處的突出部的傾斜率係在該第1點和該第2點之間變化。
- 如請求項1之導線架基板,其中該至少1處的突出部係寬度30μm以下、長度100μm以下,且該至少1處的突出部係以沒有殘留於該第2面的方式設置。
- 一種導線架基板的製造方法,其特徵為:於金屬板的第1面形成半導體元件裝載部、至少一個半導體元件電極連接端子、以及第1外框部;於該金屬板的第2面形成光阻劑圖案,其用以分別形成和該至少一個半導體元件電極連接端子連接的至少一個外部連接端子及第2外框部;用以形成該至少一個外部連接端子之該光阻劑圖案係形成為具有1處以上之突起狀的圖案;於該第2面之金屬板露出的金屬板露出部,利用蝕刻形成未貫穿的至少一個孔部;對該孔部,從該至少一個外部連接端子朝向至少一個突出部方向塗布液狀預模製樹脂後,加熱使其變硬,藉此 形成樹脂層;藉由蝕刻該第1面,而形成該至少一個半導體元件裝載部、和該至少一個外部連接端子電性連接的該至少一個半導體元件電極連接端子、以及該第1外框部和該第2外框部;該至少1處的突出部的第1點和該至少1處的突出部的第2點之間的第1高度,除了該第1點以外,係比該至少一個外部連接端子的第2高度還低;該第1點離該至少一個外部連接端子最近,該第2點離該至少一個外部連接端子最遠。
- 如請求項6之導線架基板的製造方法,其中該至少1處的突出部的高度,距離該至少一個外部連接端子的該側上部愈遠就愈低。
- 如請求項7之導線架基板的製造方法,其中距離該至少一個外部連接端子的該側上部最近之第1點的該至少1處的突出部的高度,係與該至少一個外部連接端子的該側上部的高度相同,距離該至少一個外部連接端子的該側上部最遠之第2點的該至少1處的突出部的高度,係與該至少一個外部連接端子的該側底部的高度相同。
- 如請求項8之導線架基板的製造方法,其中該至少1處的突出部的傾斜率係在該第1點和該第2點之間變化。
- 如請求項6之導線架基板的製造方法,其中該至少1處的突出部係寬度30μm以下、長度100μm以下,且該至 少1處的突出部係以沒有殘留於該第2面的方式設置。
- 一種半導體裝置,係導線架基板,其具備:具有第1面和第2面的金屬板;形成於該第1面之半導體元件裝載部;至少一個半導體元件電極連接端子;形成於該第1面的第1外框部;至少一個外部連接端子,係形成於該第2面,並電性連接於該至少一個半導體元件電極連接端子;形成於該第2面之第2外框部;以及形成於該第1外框部和該第2外框部之間隙的樹脂層;該半導體裝置之特徵為:該導線架基板係於該樹脂層所埋設之該至少一個外部連接端子的側面,從該至少一個外部連接端子之側上部至側底部形成至少1處的突出部;於該導線架基板,裝載半導體元件,而且以打線接合方式構成該導線架基板和該半導體元件之電性連接;該至少1處的突出部的第1點和該至少1處的突出部的第2點之間的第1高度,除了該第1點以外,係比該至少一個外部連接端子的第2高度還低;該第1點離該至少一個外部連接端子最近,該第2點離該至少一個外部連接端子最遠。
- 如請求項11之半導體裝置,其中該至少1處的突出部的 高度,距離該至少一個外部連接端子的該側上部愈遠就愈低。
- 如請求項12之半導體裝置,其中距離該至少一個外部連接端子的該側上部最近之第1點的該至少1處的突出部的高度,係與該至少一個外部連接端子的該側上部的高度相同,距離該至少一個外部連接端子的該側上部最遠之第2點的該至少1處的突出部的高度,係與該至少一個外部連接端子的該側底部的高度相同。
- 如請求項13之半導體裝置,其中該至少1處的突出部的傾斜率係在該第1點和該第2點之間變化。
- 如請求項11之半導體裝置,其中該至少1處的突出部係寬度30μm以下、長度100μm以下,且該至少1處的突出部係以沒有殘留於該第2面的方式設置。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008254312A JP5549066B2 (ja) | 2008-09-30 | 2008-09-30 | リードフレーム型基板とその製造方法、及び半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201021186A TW201021186A (en) | 2010-06-01 |
TWI502711B true TWI502711B (zh) | 2015-10-01 |
Family
ID=42073232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW098132930A TWI502711B (zh) | 2008-09-30 | 2009-09-29 | 導線架基板及其製造方法與半導體裝置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US8558363B2 (zh) |
JP (1) | JP5549066B2 (zh) |
KR (1) | KR101602982B1 (zh) |
CN (1) | CN102165585B (zh) |
TW (1) | TWI502711B (zh) |
WO (1) | WO2010038452A1 (zh) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI427716B (zh) * | 2010-06-04 | 2014-02-21 | 矽品精密工業股份有限公司 | 無載具之半導體封裝件及其製法 |
US8673689B2 (en) * | 2011-01-28 | 2014-03-18 | Marvell World Trade Ltd. | Single layer BGA substrate process |
CN102244060B (zh) * | 2011-06-02 | 2013-09-25 | 日月光半导体制造股份有限公司 | 封装基板及其制造方法 |
US8916421B2 (en) * | 2011-08-31 | 2014-12-23 | Freescale Semiconductor, Inc. | Semiconductor device packaging having pre-encapsulation through via formation using lead frames with attached signal conduits |
US9142502B2 (en) * | 2011-08-31 | 2015-09-22 | Zhiwei Gong | Semiconductor device packaging having pre-encapsulation through via formation using drop-in signal conduits |
US8597983B2 (en) | 2011-11-18 | 2013-12-03 | Freescale Semiconductor, Inc. | Semiconductor device packaging having substrate with pre-encapsulation through via formation |
JP2014072242A (ja) | 2012-09-27 | 2014-04-21 | Rohm Co Ltd | チップ部品およびその製造方法 |
KR101505088B1 (ko) * | 2013-10-22 | 2015-03-23 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지와 리드프레임 패들 구조 및 방법 |
JP6266351B2 (ja) * | 2014-01-08 | 2018-01-24 | 新日本無線株式会社 | センサ装置およびその製造方法 |
JP7182374B2 (ja) * | 2017-05-15 | 2022-12-02 | 新光電気工業株式会社 | リードフレーム及びその製造方法 |
JP7039245B2 (ja) * | 2017-10-18 | 2022-03-22 | 新光電気工業株式会社 | リードフレーム及びその製造方法と電子部品装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09307043A (ja) * | 1996-05-10 | 1997-11-28 | Dainippon Printing Co Ltd | リードフレーム部材とその製造方法、および該リードフレーム部材を用いた半導体装置 |
JP2003309242A (ja) * | 2002-04-15 | 2003-10-31 | Dainippon Printing Co Ltd | リードフレーム部材とリードフレーム部材の製造方法、及び該リードフレーム部材を用いた半導体パッケージとその製造方法 |
JP2005175261A (ja) * | 2003-12-12 | 2005-06-30 | Fujitsu Ten Ltd | 基板の電子部品実装構造および方法 |
TW200633179A (en) * | 2005-03-08 | 2006-09-16 | Taiwan Solutions Systems Corp | Leadframe and the manufacturing method thereof |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3642911B2 (ja) | 1997-02-05 | 2005-04-27 | 大日本印刷株式会社 | リードフレーム部材とその製造方法 |
US6281568B1 (en) * | 1998-10-21 | 2001-08-28 | Amkor Technology, Inc. | Plastic integrated circuit device package and leadframe having partially undercut leads and die pad |
JP3169919B2 (ja) * | 1998-12-21 | 2001-05-28 | 九州日本電気株式会社 | ボールグリッドアレイ型半導体装置及びその製造方法 |
MY133357A (en) * | 1999-06-30 | 2007-11-30 | Hitachi Ltd | A semiconductor device and a method of manufacturing the same |
TW543172B (en) * | 2001-04-13 | 2003-07-21 | Yamaha Corp | Semiconductor device and package, and method of manufacture therefor |
EP1406300B1 (en) * | 2001-07-09 | 2012-02-22 | Sumitomo Metal Mining Company Limited | Method of manufacturing a lead frame |
JP2003309241A (ja) * | 2002-04-15 | 2003-10-31 | Dainippon Printing Co Ltd | リードフレーム部材とリードフレーム部材の製造方法、及び該リードフレーム部材を用いた半導体パッケージとその製造方法 |
KR100993579B1 (ko) * | 2002-04-30 | 2010-11-10 | 르네사스 일렉트로닉스 가부시키가이샤 | 반도체장치 및 전자 장치 |
KR100993277B1 (ko) * | 2002-04-30 | 2010-11-10 | 르네사스 일렉트로닉스 가부시키가이샤 | 반도체장치 및 전자 장치 |
DE602004012235T2 (de) * | 2003-03-07 | 2009-03-19 | Nxp B.V. | Halbleiterbauelement, halbleiterkörper und verfahren zu seiner herstellung |
JP2004349316A (ja) * | 2003-05-20 | 2004-12-09 | Renesas Technology Corp | 半導体装置及びその製造方法 |
JP4349063B2 (ja) * | 2003-10-08 | 2009-10-21 | 株式会社村田製作所 | 弾性表面波装置の製造方法 |
JP2005191240A (ja) * | 2003-12-25 | 2005-07-14 | Renesas Technology Corp | 半導体装置及びその製造方法 |
JP4417150B2 (ja) * | 2004-03-23 | 2010-02-17 | 株式会社ルネサステクノロジ | 半導体装置 |
US7687893B2 (en) * | 2006-12-27 | 2010-03-30 | Amkor Technology, Inc. | Semiconductor package having leadframe with exposed anchor pads |
US8008784B2 (en) * | 2008-10-02 | 2011-08-30 | Advanced Semiconductor Engineering, Inc. | Package including a lead frame, a chip and a sealant |
-
2008
- 2008-09-30 JP JP2008254312A patent/JP5549066B2/ja not_active Expired - Fee Related
-
2009
- 2009-09-29 TW TW098132930A patent/TWI502711B/zh not_active IP Right Cessation
- 2009-09-30 CN CN200980138144.0A patent/CN102165585B/zh not_active Expired - Fee Related
- 2009-09-30 WO PCT/JP2009/005041 patent/WO2010038452A1/ja active Application Filing
- 2009-09-30 KR KR1020117006885A patent/KR101602982B1/ko not_active IP Right Cessation
-
2011
- 2011-03-10 US US13/064,205 patent/US8558363B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09307043A (ja) * | 1996-05-10 | 1997-11-28 | Dainippon Printing Co Ltd | リードフレーム部材とその製造方法、および該リードフレーム部材を用いた半導体装置 |
JP2003309242A (ja) * | 2002-04-15 | 2003-10-31 | Dainippon Printing Co Ltd | リードフレーム部材とリードフレーム部材の製造方法、及び該リードフレーム部材を用いた半導体パッケージとその製造方法 |
JP2005175261A (ja) * | 2003-12-12 | 2005-06-30 | Fujitsu Ten Ltd | 基板の電子部品実装構造および方法 |
TW200633179A (en) * | 2005-03-08 | 2006-09-16 | Taiwan Solutions Systems Corp | Leadframe and the manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
US8558363B2 (en) | 2013-10-15 |
US20110163435A1 (en) | 2011-07-07 |
CN102165585B (zh) | 2014-03-26 |
KR20110074514A (ko) | 2011-06-30 |
TW201021186A (en) | 2010-06-01 |
WO2010038452A1 (ja) | 2010-04-08 |
KR101602982B1 (ko) | 2016-03-11 |
JP5549066B2 (ja) | 2014-07-16 |
CN102165585A (zh) | 2011-08-24 |
JP2010087221A (ja) | 2010-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI502711B (zh) | 導線架基板及其製造方法與半導體裝置 | |
TWI479626B (zh) | 導線架基板及其製造方法以及半導體裝置 | |
TWI462253B (zh) | 導線架基板及其製造方法 | |
JP5407474B2 (ja) | 半導体素子基板の製造方法 | |
TWI521661B (zh) | 導線架基板之製造方法與半導體裝置 | |
JP2009147117A (ja) | リードフレーム型基板の製造方法及び半導体基板 | |
JP2017130522A (ja) | 樹脂付リードフレーム基板 | |
JP6589577B2 (ja) | 樹脂付リードフレーム基板の製造方法 | |
JP4730262B2 (ja) | 半導体装置用ノンリードタイプのリードフレームの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |