TWI455307B - 用於功率元件之電荷平衡技術 - Google Patents
用於功率元件之電荷平衡技術 Download PDFInfo
- Publication number
- TWI455307B TWI455307B TW096111038A TW96111038A TWI455307B TW I455307 B TWI455307 B TW I455307B TW 096111038 A TW096111038 A TW 096111038A TW 96111038 A TW96111038 A TW 96111038A TW I455307 B TWI455307 B TW I455307B
- Authority
- TW
- Taiwan
- Prior art keywords
- region
- type
- strip
- conductivity type
- pillars
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 19
- 230000002093 peripheral effect Effects 0.000 claims description 57
- 239000004065 semiconductor Substances 0.000 claims description 34
- 235000012431 wafers Nutrition 0.000 claims description 34
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical group [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 16
- 229910052732 germanium Inorganic materials 0.000 claims description 15
- 239000000463 material Substances 0.000 claims description 3
- 210000003323 beak Anatomy 0.000 claims 4
- 239000004020 conductor Substances 0.000 claims 4
- 210000001747 pupil Anatomy 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 description 6
- 238000009792 diffusion process Methods 0.000 description 5
- 230000002452 interceptive effect Effects 0.000 description 5
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 239000002184 metal Substances 0.000 description 3
- 239000010953 base metal Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
Landscapes
- Microelectronics & Electronic Packaging (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Electrodes Of Semiconductors (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Power Conversion In General (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Description
本發明與共同受讓的在2004年12月29日提出申請的美國申請案11/026,276有關,該申請案之全部揭露出於所有目的在此被併入本案以為參考資料。
本發明是關於半導體功率元件的技術,尤其是關於用於半導體功率元件的電荷平衡技術。
一垂直半導體功率元件具有一結構,其中電極被排列在兩個相對的平面上。當該垂直功率元件導通時,一漂移電流在該元件內垂直流動。當該垂直功率元件不導通時,由於一反偏壓電壓被施加到該元件,因此在水平方向和垂直方向內延伸的乏區在該元件中被形成。為了獲得一高崩潰電壓,被置於該等電極之間的一漂移層由一具有高電阻率的材料形成,且該漂移層的一厚度被增加。然而,這導致元件內導通電阻Rdson的增長,依次減少了傳導性及元件切換速度,從而降低了該元件的性能。
為了解決此問題,具有一漂移層的電荷平衡功率元件已被提出,該漂移層包含以一交互方式被排列的垂直延伸的n區域(n柱)和p區域(p柱)。第1A圖是此元件100的一佈局圖。元件100包括一由一非主動周邊區域環繞的主動區域110,該非主動周邊區域包括一p環120和一外部終止區域130。該周邊p環120具有一具有圓角的矩形形狀。終止區域130可包括類似成形的交互p及n環,視設計而定。主動區域110包括交互排列的p柱110P及n柱110N,該等p柱及n柱以條狀形式垂直延伸且沿著該周邊環120的頂端及底端終止。在該主動區域內的該等交互p及n柱的物理結構在第1B圖中可看得更清楚,第1B圖顯示了在行列區域110內沿著第1A圖之線A-A'的一橫截面圖。
在第1B圖中描述的功率元件是一具有一漂移層16的習知的平面閘垂直MOSFET,該漂移層16包含交互的p柱110P及n柱110N。源金屬28沿著頂面電接觸到源區20及井區18,而汲金屬14沿著該元件的底面電接觸到汲區12。當該元件導通時,一電流路徑透過該交互傳導類型的漂移層16被形成。該等n及p柱的摻雜濃度和物理尺寸被設計以獲得在鄰近柱之間的電荷平衡,從而確保在該元件處於不導通狀態時漂移層16被完全耗盡。
返回到第1A圖,為了實現一高崩潰電壓,在n柱中的n電荷之數量及在p柱中的p電荷之數量必須在主動區域110及在該主動區域和該非主動周邊區域之間的介面上被平衡。然而,在所有介面區域上實現電荷平衡,特別是沿著頂端及底端介面區域(其中該等p及n柱在周邊環120內終止)以及在角落區域內(其中n及p柱具有變化的長度)是困難的,由於不同區域的幾何變化。這在第1C圖中被較詳細地舉例說明,第1C圖顯示了第1A圖中之功率元件100之左上角的放大圖。
在第1C圖中,在主動區域110中的一單位細胞被標記為S1。主動p柱111(被分成為左半部111-1及右半部111-2)和主動p柱113(被分成為左半部113-1及右半部113-2)由一n柱112分隔開。在單位細胞S1內,該主動p柱111之右半部111-2的p電荷數量Qp1和該主動p柱113之左半部113-1的p電荷數量Qp2之和(Qp1+Qp2)等於在該主動n柱112內的n電荷數量Qn1。從而一最佳的崩潰電壓在主動區域110的所有部分內被實現,在此電荷平衡被保持。
如圖所示,該非主動周邊區域的角落部分包括該周邊p環120和具有n環131及p環132(以一交互方式排列)的終止區域130。周邊p環120(被分成為一較低半部121和一較高半部122)及終止區域p環132(被分成為較低半部132-1及較高半部132-2)被n環131分隔開。在單位細胞S2中,在p環132之該較低半部132-1內的p電荷數量Qpt1及在環120之較高半部122內的p電荷數量Qpe之和(Qpt1+Qpe)等於在n環131內的n電荷數量Qnt。從而一最佳的崩潰電壓在非主動周邊區域的所有部分內被實現,在此電荷平衡被保持。
然而,由於幾何限制性,在該主動區域及該非主動周邊區域之間之介面上的p電荷數量及n電荷數量在很多地方是不平衡的。在這些區域沒有電荷平衡導致該元件崩潰特性的衰退。因此,存在對電荷平衡技術的需要,以在主動區域至非主動周邊區域的介面上消除先前技術的電荷不平衡問題,從而產生較高的額定崩潰電壓。
依據本發明一實施例,一電荷平衡半導體功率元件包括一主動區域,該主動區域包含複數個當以一傳導狀態被偏壓時可以導電的細胞。一非主動周邊區域環繞該主動區域。當該等細胞以傳導狀態被偏壓時,沒有電流流過該非主動周邊區域。交互排列的第一傳導類型柱的條狀和第二傳導類型柱的條狀沿著一晶片(其覆蓋該半導體功率元件)之長度延伸經過該主動區域及該非主動周邊區域。
在一實施例中,第一傳導類型柱之條狀的每一條包括一間斷,其形成第二傳導類型區域的一條狀之一部分。第二傳導類型區域的條狀在垂直於該晶片之長度的該非主動周邊區域內延伸。
在另一實施例中,第一傳導類型柱之條狀的每一條包括複數個間斷,其形成第二傳導類型區域的複數條之部分。第二傳導類型區域的該等條狀在垂直於該晶片之長度的非主動周邊區域內延伸。
依據本發明另一實施例,一電荷平衡半導體功率元件包括一主動區域,該主動區域包含複數個當以一傳導狀態被偏壓時可以導電的細胞。一非主動周邊區域環繞該主動區域。當該等細胞以傳導狀態被偏壓時,沒有電流流過該非主動周邊區域。P柱的條狀及n柱的條狀以一交互方式被排列。該等p及n柱的條狀沿著一晶片(覆蓋該半導體功率元件)長度延伸經過該主動區域及該非主動周邊區域。該等p柱之條狀的每一條包括複數個間斷,其形成n區域的複數條之部分。n區域的該等條狀在垂直於該晶片之長度的非主動周邊區域內延伸。
藉由參考該說明書餘下的部分及附圖,對在此揭露的本發明之本質及優點的進一步理解可被實現。
第1A圖顯示了一習知電荷平衡功率元件的簡化佈局圖;第1B圖顯示了沿著在第1A圖中之功率元件內A-A’線的橫截面圖;第1C圖顯示了第1A圖中之功率元件的左上角的放大圖;第2圖顯示了依據本發明一示例性實施例的電荷平衡功率元件的簡化佈局圖;第3圖顯示了依據本發明另一示例性實施例的電荷平衡功率元件的簡化佈局圖;第4圖顯示了依據本發明又一示例性實施例的電荷平衡功率元件的簡化佈局圖;第5圖及第6圖顯示了非主動周邊區域的簡化橫截面圖,其中場板與電荷平衡結構依據本發明之兩個示例性實施例被整合在一起。
第2-4圖顯示了晶片的簡化佈局圖,其中依據本發明之三個示例性實施例改良的電荷平衡技術被實現。這些技術有利於消除在先前技術的電荷平衡元件中必需用於實現在該主動區域及其環繞的非主動周邊區域之間的過渡區域上的電荷平衡的複雜設計。
在第2圖中,一覆蓋一電荷平衡功率元件的晶片200包含一主動區域202(很多主動細胞在其中被形成)和一環繞該主動區域的非主動周邊區域。該非主動周邊區域由從該主動區域202之水平邊緣到晶片相對應的邊緣之間的距離(在第2圖中標記為字母X)和從該主動區域202之垂直邊緣到晶片相對應的邊緣之間的距離(在第2圖中標記為字母Y)界定。一般而言,術語“主動區域”在文中被用於識別在其中可以導電之主動細胞被形成的元件之區域,術語“非主動周邊區域”用於識別在其中非傳導結構被形成的元件之區域。
在第2-4圖中的距離X及Y被大幅誇大以較清楚地顯示在這些圖式中的電荷平衡技術(實際上,距離X及Y比第2-4圖中顯示的距離小得多)。在被晶片200覆蓋之功率元件是一MOSFET的情況下(例如類似於第1B圖中的情況),在第2圖中由參考符號202標記的主動區域之邊界對應於井區(該等MOSFET細胞在其中被形成)的邊界。
如第2圖所示,垂直延伸的p柱210P及n柱210N以一交互方式被排列,從而形成一電荷平衡結構。在一實施例中,藉由在矽中產生溝渠並利用已知的技術(如選擇性磊晶生長(SEG))以p型矽填充該等溝渠,主動p柱210P被形成。一般而言,該等n及p柱的物理尺寸和摻雜濃度被最佳化,以致獲得在鄰近柱之間的電荷平衡,類似於上文對第1C圖中與單位細胞S1有關的描述。
在第2圖中,不同於習知的電荷平衡元件(其中在主動區域內的p及n柱終止於該主動區域的邊界),該等主動p及n柱延伸經過該主動區域和該非主動周邊區域,如圖所示。這消除了在該主動區域之邊緣和角落上的電荷平衡問題,從而實現完美電荷平衡和崩潰特性,同時大大簡化了該元件的設計。
在一實施例中,距離X及Y被選擇以確保在該主動區域外完全耗乏。在一實施例中,其中藉由在矽中形成數個溝渠,p柱被形成,距離X及Y的每一者等於或大於p柱溝渠的深度。儘管在第2圖中主動區域202之垂直邊緣被顯示為落在n柱內,但主動區域可被延伸或縮短,從而該主動區域的垂直邊緣落在p柱內。如此,關於主動區域202的邊緣和該等柱而言,不存在未對準的問題。在一實施例中,開始晶圓(starting wafer)可包括p及n柱,如第2圖所示,且包括其主動區域和其他區域的功率元件利用已知的製造技術被形成。
第3圖顯示了類似於第2圖的另一實施例,除了在每一較高及較低的非主動周邊區域中,垂直延伸的p柱形成一間斷。該等間斷形成一水平延伸的n條狀320N,該n條狀320N將每一p柱分離為兩部分310P-1及310P-2,如在較低的非主動周邊區域內所示的。在p柱內的中斷干擾該非主動周邊區域內的場,以致沿著此區域內的矽表面減少場。這有助於改良在非主動周邊區域內的崩潰電壓。
在一實施例中,從主動區域302之邊緣至n條狀320N的一間距B根據該功率元件的額定電壓、光工具限制及其他性能和設計目的被決定出。在一實施例中,一較小的間距B被用於致能較良好的場分配調整。再一次,在非主動周邊區域內的所有尺寸(X,Y,B)都被誇大,以較容易舉例說明本發明的各種特徵。
第4圖顯示了第3圖之實施例的變化,其中在較高和較低非主動周邊區域之每一中的每一p柱形成多個間斷,從而在這些區域內形成多個n條狀420N、430N。多個間斷致能較高的額定電壓。如圖所示,外部的條狀430N比內部的條狀420N寬。在選擇N條狀之寬度及其等之間的間距時的考慮類似於對習知終止保護環的那些考慮。在一實施例中,在第3圖和第4圖中的該等n條狀如下被形成。在形成該等p柱的過程期間,一罩幕被用於防止p柱在沿著該等p柱的間隙位置上形成。
第2-4圖中的技術可與所需的其他邊緣終止技術相組合。特別是,終止場板技術可有利於與第2-4圖中的實施例相組合以進一步減少在該非主動周邊區域之矽表面上的場。此組合的兩個範例被顯示在第5圖和第6圖中。
第5圖顯示了在該主動區域之一邊緣上沿著該晶片之一區域的橫截面圖。在第5圖中,該主動區域延伸至該p-井502的左邊,而該非主動周邊區域延伸至該p-井502的右邊。如第2-4圖的實施例所示,p-柱510P及n-柱510N延伸經過該主動區域及該非主動周邊區域。如圖所示,p-柱510P以一深度在N-磊晶層512內終止,而N-磊晶層512在p-柱510P之間延伸的那些部分形成該電荷平衡結構的n-柱510N。浮置p-型擴散環504A-504C在該非主動周邊區域內被形成且在該主動區域的周圍延伸。如可見的,在鄰近環之間的間距在遠離該主動區域的方向逐漸增加。一介電層506將環504A-504C與上層覆蓋結構(圖未示)隔離。P-井502可以是該主動區域的最後p-井或可形成該終止結構的部分。在任一情形下,p-井502可被電連接到該主動的p-井。
第6圖類似於第5圖,顯示了在該主動區域之一邊緣上該晶片之一區域的橫截面圖,該主動區域延伸至p-井602的左邊,而該終止區域延伸至該p-井602的右邊。P-柱610P及n-柱610N延伸經過該主動區域及該終止區域。如在第5圖的實施例中那樣,p-柱610P以一深度在N-磊晶層612內終止,且N-磊晶層612在p-柱610P之間延伸的那些部分形成該電荷平衡結構的該等n-柱610N。然而在此實施例中,一平面場板結構在該非主動周邊區域之上被形成。該平面場板結構包括一多晶矽層608(在該非主動周邊區域上延伸)及一金屬接觸層614(將多晶矽層608電連接到p-井602)。一介電層606將該非主動周邊區域內的該電荷平衡結構與上層覆蓋的多晶矽層608和其他結構(圖未示)隔離。如第5圖中的實施例那樣,p-井602可以是該主動區域的最後p-井或可形成該終止結構的部分。在任一情形下,p-井602可被電連接到該主動p-井。
儘管第5圖和第6圖顯示了兩種不同的邊緣終止技術,但這兩種技術可以以各種方式被組合。例如,在第6圖之實施例的一可選擇的實現中,數個浮置p-型擴散環以類似於第5圖中的方式被包括在該非主動周邊區域內,除了該等p-型擴散環被置於場板的左邊。如另一實施例所示,在第5圖之實施例的一可選擇的實現中,一個別的平面場板被連接到每一浮動p-型擴散環504A-504C。
本文揭露的各種電荷平衡技術可與第1B圖所示的垂直平面閘MOSFET細胞結構和其他的電荷平衡MOSFET變化(例如溝渠閘或遮罩閘結構)以及其他的電荷平衡功率元件(例如IGBT、雙極電晶體、二極體及肖特基元件)被整合在一起。例如,本發明的各種實施例可與例如以上參考的美國專利申請案11/026,276(在2004年12月29日提出申請,出於所有目的該申請案的全部揭露在此被併入本文以為參考資料)之第14、21-24、28A-28D、29A-29C、61A、62A、62B、63A圖中所示的任何元件被整合在一起。
儘管上文提供了本發明各種實施例的詳細描述,但很多選擇、修改及等效實施例是可能的。此外,需要明白的是,本文提供用於描述各種實施例的所有數值範例及材料類型僅出於舉例說明的目的,且不是限制性的。例如,在上述實施例中各種區域的極性可被顛倒以獲得相反類型的元件。因此,出於此及其他原因,以上描述並不認為限制由申請專利範圍所定義之本發明的範圍。
200‧‧‧晶片
202‧‧‧主動區域
210P‧‧‧p柱
210N‧‧‧n柱
302‧‧‧主動區域
310P-1‧‧‧p柱部分
310P-2‧‧‧p柱部分
320N,420N,430N‧‧‧n條狀
502‧‧‧p-井
504A-504C‧‧‧浮置p-型擴散環
506‧‧‧介電層
510P‧‧‧p-柱
510N‧‧‧n-柱
512-N‧‧‧磊晶層
602-p‧‧‧井
606‧‧‧介電層
608‧‧‧多晶矽層
610P‧‧‧p-柱
610N‧‧‧n-柱
612-N‧‧‧磊晶層
614‧‧‧金屬接觸層
第1A圖顯示了一習知電荷平衡功率元件的簡化佈局圖;第1B圖顯示了沿著在第1A圖中之功率元件內A-A’線的橫截面圖;
第1C圖顯示了第1A圖中之功率元件的左上角的放大圖;第2圖顯示了依據本發明一示例性實施例的電荷平衡功率元件的簡化佈局圖;第3圖顯示了依據本發明另一示例性實施例的電荷平衡功率元件的簡化佈局圖;第4圖顯示了依據本發明又一示例性實施例的電荷平衡功率元件的簡化佈局圖;第5圖及第6圖顯示了非主動周邊區域的簡化橫截面圖,其中場板與電荷平衡結構依據本發明之兩個示例性實施例被整合在一起。
200...晶片
202...主動區域
210P...p柱
210N...n柱
Claims (19)
- 一種電荷平衡半導體功率元件,包含:一主動區域,包括當以一傳導狀態被偏壓時可以導通電流的一胞元;一非主動周邊區域,其環繞該主動區域,該非主動周邊區域被配置以使得當該胞元以該傳導狀態被偏壓時,來自該胞元的電流未流入該非主動周邊區域;一第一傳導類型之一第一多個柱,其沿著一第一方向對齊;一第二傳導類型之一第二多個柱,其沿著該第一方向對齊並與該等第一多個柱平行,該等第一多個柱及該等第二多個柱交替配置,並設置在該第二傳導類型之矽區域中且同時通過該主動區域及該非主動周邊區域而延伸;該第二傳導類型之該矽區域之一第一條帶,其設置在該非主動周邊區域中且沿著垂直該第一方向之一第二方向對齊,該第二傳導類型之該矽區域之該條帶界定了該等第一多個柱之每一柱的間斷;以及該第二傳導類型之該矽區域之一第二條帶,其沿著該第二方向對齊且設置於該主動區域和該第二傳導類型之該矽區域之該第一條帶之間之該非主動周邊區域內,該第二傳導類型之該矽區域之該第二條帶界定該等第一多個柱之每一柱內的第二間斷。
- 如申請專利範圍第1項所述之電荷平衡半導體功率元 件,其中該第二傳導類型之該矽區域之該第二條帶具有比該第二傳導類型之該矽區域之該第一條帶之寬度還窄的寬度。
- 如申請專利範圍第1項所述之電荷平衡半導體功率元件,其中該電荷平衡半導體功率元件包含一垂直傳導功率元件。
- 如申請專利範圍第1項所述之電荷平衡半導體功率元件,其中該第一傳導類型是p類型,而該第二傳導類型是n類型。
- 如申請專利範圍第1項所述之電荷平衡半導體功率元件,進一步包含設置在該非主動周邊區域內的一場板。
- 如申請專利範圍第1項所述之電荷平衡半導體功率元件,其中該非主動周邊區域包括該第一傳導類型的複數個環,在該主動區域的周圍延伸。
- 如申請專利範圍第1項所述之電荷平衡半導體功率元件,進一步包含設置在該非主動周邊區域內的一場板導體,該場板導體的一部分藉由一介電層與位於其下之該等第一多個柱和該等第二多個柱之柱絕緣。
- 一種垂直傳導電荷平衡半導體功率元件,包含:一主動區域之胞元,當以一傳導狀態被偏壓時可以垂直導通電流;一非主動周邊區域,環繞該主動區域,該非主動周邊區域被配置以使得當該胞元以該傳導狀態被偏壓時,來自該胞元的電流未流入該非主動周邊區域; 多個p型柱,其沿著一第一方向對齊;多個n型柱,其沿著該第一方向對齊並與該等多個p型柱平行,該等多個p型柱及該等多個n型柱交替配置,並設置在一n型矽區域中且同時通過該主動區域及該非主動周邊區域而延伸;該n型矽區域之一第一條帶,其設置在該非主動周邊區域中並且沿著垂直該第一方向之一第二方向對齊,該n型矽區域之該第一條帶被設置以與包括該垂直傳導電荷平衡半導體功率元件之一晶片之一第一邊緣相鄰,及界定該等多個p型柱之每一柱的一第一間斷;該n型矽區域之一第二條帶,其設置在該非主動周邊區域中並且沿著該第二方向對齊,該n型矽區域之該第二條帶被設置與該晶片之一第二邊緣相鄰,及界定該等多個p型柱之每一柱的一第二間斷,該第二邊緣係與該第一邊緣相對;該n型矽區域之一第三條帶,其設置於該n型矽區域之該第一條帶和該主動區域之間之該非主動周邊區域中,該n型矽區域之該第三條帶界定該等多個p型柱之每一柱的一第三間斷;以及該n型矽區域之一第四條帶,其設置於該n型矽區域之該第二條帶和該主動區域之間之該非主動周邊區域中,該n型矽區域之該第四條帶界定該等多個p型柱之每一柱的一第四間斷。
- 如申請專利範圍第8項所述之垂直傳導電荷平衡半導體 功率元件,進一步包含設置在該非主動周邊區域內的一場板。
- 如申請專利範圍第8項所述之垂直傳導電荷平衡半導體功率元件,其中該非主動周邊區域包含複數個在該主動區域的周圍延伸的p型環。
- 如申請專利範圍第8項所述之垂直傳導電荷平衡半導體功率元件,進一步包含設置在該非主動周邊區域內的一場板導體,該場板導體的一部分藉由一介電層與位於其下之該等多個p型柱和該等多個n型柱之柱絕緣。
- 如申請專利範圍第8項所述之垂直傳導電荷平衡半導體功率元件,其中該n型矽區域之該第一條帶具有比該n型矽區域之該第三條帶之寬度還寬的寬度。
- 一種矽晶圓,包含:第一傳導類型的一矽區域;第二傳導類型的複數個柱,在該矽區域內平行沿著一第一方向對齊,該第二傳導類型之該等複數個柱之每一個柱從沿著該矽晶圓之一周邊的一位置延伸至沿著該矽晶圓之該周邊的一相對位置,第二傳導類型的該等複數個柱延伸至該矽區域內的一預定深度;以及該矽區域之複數個條帶,其平行沿著與該第一方向垂直之一第二方向對齊,該矽區域之該等複數個條帶之每一條帶自沿著該矽晶圓之一第一邊緣之一位置延伸到該矽晶圓之一相對的第二邊緣,以及界定在該第二傳導類型之該等複數個柱之至少一柱中的至少一間斷; 具有一第一寬度之該矽區域之該等複數個條帶之一第一條帶,及具有一第二寬度之該矽區域之該等複數個條帶之一第二條帶,該第一條帶與該第二條帶相鄰,該第一寬度不同於該第二寬度。
- 如申請專利範圍第13項所述之矽晶圓,其中該第一傳導類型是n類型,而第二傳導類型是p類型。
- 一種半導體晶片,包含:第一傳導類型的一矽區域;第二傳導類型的複數個柱,在該矽區域內平行沿著一第一方向對齊,該第二傳導類型之該等複數個柱之每一個柱從該半導體晶片之一第一邊緣延伸至該半導體晶片的一相對的第二邊緣,第二傳導類型的該等複數個柱延伸至該矽區域內的一預定深度;以及該矽區域之複數個條帶,其平行沿著與該第一方向垂直之一第二方向對齊,該矽區域之該等複數個條帶之每一條帶自該半導體晶片之一第三邊緣之一位置延伸到該半導體晶片之一相對的第四邊緣,以及界定在該第二傳導類型之該等複數個柱之至少一柱的至少一間斷;具有一第一寬度之該矽區域之該等複數個條帶之一第一條帶及具有一第二寬度之該矽區域之該等複數個條帶之一第二條帶,該第一條帶與該第二條帶相鄰,該第一寬度不同於該第二寬度。
- 如申請專利範圍第15項所述之半導體晶片,其中該第一傳導類型是n類型,而該第二傳導類型是p類型。
- 一種在一半導體晶片內形成一電荷平衡結構的方法,該半導體晶片具有一第一傳導類型的矽區域,該方法包含以下步驟:形成一第二傳導類型的複數個柱,該等柱於該矽區域內平行沿著一第一方向對齊,該第二傳導類型的複數個柱從該半導體晶片之一第一邊緣延伸至該半導體晶片的一相對的第二邊緣,該第二傳導類型的該等複數個柱延伸至該矽區域內的一預定深度;及形成該矽區域之複數個條帶,該等條帶平行沿著與該第一方向垂直之一第二方向對齊,該矽區域之該等複數個條帶之每一條帶自該半導體晶片之一第三邊緣上之一位置延伸到該半導體晶片之一相對的第四邊緣,以及界定在該第二傳導類型之該等複數個柱之至少一柱的至少一間斷;具有一第一寬度之該矽區域之該等複數個條帶之一第一條帶及具有一第二寬度之該矽區域之該等複數個條帶之一第二條帶,該第一條帶與該第二條帶相鄰,該第一寬度不同於該第二寬度。
- 如申請專利範圍第17項所述之方法,其中形成該第二傳導類型之該等複數個柱之步驟包含以下子步驟:形成複數個溝渠,該等溝渠延伸至該矽區域內的該預定深度,該等溝渠從該半導體晶片之該第一邊緣延伸至該半導體晶片的該相對的第二邊緣;以及以該第二傳導類型的矽材料填充該等溝渠。
- 如申請專利範圍第17項所述之方法,其中該第一傳導類型是n類型,而第二傳導類型是p類型。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/396,239 US7592668B2 (en) | 2006-03-30 | 2006-03-30 | Charge balance techniques for power devices |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200802867A TW200802867A (en) | 2008-01-01 |
TWI455307B true TWI455307B (zh) | 2014-10-01 |
Family
ID=38557558
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW096111038A TWI455307B (zh) | 2006-03-30 | 2007-03-29 | 用於功率元件之電荷平衡技術 |
Country Status (8)
Country | Link |
---|---|
US (3) | US7592668B2 (zh) |
JP (1) | JP2009532879A (zh) |
KR (1) | KR101437698B1 (zh) |
CN (1) | CN101416315B (zh) |
AT (1) | AT505584A2 (zh) |
DE (1) | DE112007000803T5 (zh) |
TW (1) | TWI455307B (zh) |
WO (1) | WO2007117938A2 (zh) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7592668B2 (en) * | 2006-03-30 | 2009-09-22 | Fairchild Semiconductor Corporation | Charge balance techniques for power devices |
EP1873837B1 (en) * | 2006-06-28 | 2013-03-27 | STMicroelectronics Srl | Semiconductor power device having an edge-termination structure and manufacturing method thereof |
GB2442984B (en) * | 2006-10-17 | 2011-04-06 | Advanced Risc Mach Ltd | Handling of write access requests to shared memory in a data processing apparatus |
IT1397574B1 (it) | 2008-12-29 | 2013-01-16 | St Microelectronics Rousset | Dispositivo a semiconduttore di potenza di tipo multi-drain e relativa struttura di terminazione di bordo |
US9508805B2 (en) * | 2008-12-31 | 2016-11-29 | Alpha And Omega Semiconductor Incorporated | Termination design for nanotube MOSFET |
US7943989B2 (en) * | 2008-12-31 | 2011-05-17 | Alpha And Omega Semiconductor Incorporated | Nano-tube MOSFET technology and devices |
US10121857B2 (en) * | 2008-12-31 | 2018-11-06 | Alpha And Omega Semiconductor Incorporated | Nano-tube MOSFET technology and devices |
US7910486B2 (en) * | 2009-06-12 | 2011-03-22 | Alpha & Omega Semiconductor, Inc. | Method for forming nanotube semiconductor devices |
US8299494B2 (en) | 2009-06-12 | 2012-10-30 | Alpha & Omega Semiconductor, Inc. | Nanotube semiconductor devices |
JP2011159903A (ja) * | 2010-02-03 | 2011-08-18 | Rohm Co Ltd | 半導体装置 |
DE102010024257B4 (de) * | 2010-06-18 | 2020-04-30 | Semikron Elektronik Gmbh & Co. Kg | Leistungshalbleiterbauelement mit zweistufigem Dotierungsprofil |
JP2012074441A (ja) * | 2010-09-28 | 2012-04-12 | Toshiba Corp | 電力用半導体装置 |
JP5719167B2 (ja) * | 2010-12-28 | 2015-05-13 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5701802B2 (ja) * | 2012-03-23 | 2015-04-15 | 株式会社東芝 | 電力用半導体装置 |
US9184277B2 (en) | 2012-10-31 | 2015-11-10 | Infineon Technologies Austria Ag | Super junction semiconductor device comprising a cell area and an edge area |
KR101403061B1 (ko) * | 2012-12-12 | 2014-06-27 | 주식회사 케이이씨 | 전력 반도체 디바이스 |
JP6075458B2 (ja) * | 2013-09-18 | 2017-02-08 | 富士電機株式会社 | 半導体装置およびその製造方法 |
TWI567974B (zh) * | 2014-07-28 | 2017-01-21 | 萬國半導體股份有限公司 | 用於納米管mosfet的端接設計 |
US11222962B2 (en) * | 2016-05-23 | 2022-01-11 | HUNTECK SEMICONDUCTOR (SHANGHAI) CO. Ltd. | Edge termination designs for super junction device |
WO2019043867A1 (ja) * | 2017-08-31 | 2019-03-07 | 新電元工業株式会社 | 半導体装置 |
JP6377302B1 (ja) * | 2017-10-05 | 2018-08-22 | 三菱電機株式会社 | 半導体装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6768180B2 (en) * | 2002-04-04 | 2004-07-27 | C. Andre T. Salama | Superjunction LDMOST using an insulator substrate for power integrated circuits |
US6825565B2 (en) * | 2002-01-30 | 2004-11-30 | Fuji Electric Co., Ltd. | Semiconductor device |
US6982459B2 (en) * | 2000-12-18 | 2006-01-03 | Denso Corporation | Semiconductor device having a vertical type semiconductor element |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2581252B1 (fr) | 1985-04-26 | 1988-06-10 | Radiotechnique Compelec | Composant semiconducteur du type planar a structure d'anneaux de garde, famille de tels composants et procede de realisation |
CN1019720B (zh) | 1991-03-19 | 1992-12-30 | 电子科技大学 | 半导体功率器件 |
US5545915A (en) | 1995-01-23 | 1996-08-13 | Delco Electronics Corporation | Semiconductor device having field limiting ring and a process therefor |
US6677626B1 (en) | 1998-11-11 | 2004-01-13 | Fuji Electric Co., Ltd. | Semiconductor device with alternating conductivity type layer and method of manufacturing the same |
JP4774580B2 (ja) * | 1999-08-23 | 2011-09-14 | 富士電機株式会社 | 超接合半導体素子 |
JP4765012B2 (ja) | 2000-02-09 | 2011-09-07 | 富士電機株式会社 | 半導体装置及びその製造方法 |
US7345342B2 (en) | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
DE10205345B9 (de) * | 2001-02-09 | 2007-12-20 | Fuji Electric Co., Ltd., Kawasaki | Halbleiterbauelement |
JP4839519B2 (ja) | 2001-03-15 | 2011-12-21 | 富士電機株式会社 | 半導体装置 |
US6683363B2 (en) | 2001-07-03 | 2004-01-27 | Fairchild Semiconductor Corporation | Trench structure for semiconductor devices |
JP3973395B2 (ja) * | 2001-10-16 | 2007-09-12 | 株式会社豊田中央研究所 | 半導体装置とその製造方法 |
JP3908572B2 (ja) * | 2002-03-18 | 2007-04-25 | 株式会社東芝 | 半導体素子 |
EP1557888A4 (en) | 2002-10-04 | 2009-11-04 | Shindengen Electric Mfg | SEMICONDUCTOR ELEMENT AND PROCESS FOR ITS MANUFACTURE |
CN1823421B (zh) | 2003-08-20 | 2010-04-28 | 株式会社电装 | 垂直型半导体装置 |
JP4253558B2 (ja) * | 2003-10-10 | 2009-04-15 | 株式会社豊田中央研究所 | 半導体装置 |
US8084815B2 (en) | 2005-06-29 | 2011-12-27 | Fairchild Korea Semiconductor Ltd. | Superjunction semiconductor device |
KR20070015309A (ko) | 2005-07-30 | 2007-02-02 | 페어차일드코리아반도체 주식회사 | 고전압 반도체소자 |
US7595542B2 (en) | 2006-03-13 | 2009-09-29 | Fairchild Semiconductor Corporation | Periphery design for charge balance power devices |
US7592668B2 (en) | 2006-03-30 | 2009-09-22 | Fairchild Semiconductor Corporation | Charge balance techniques for power devices |
-
2006
- 2006-03-30 US US11/396,239 patent/US7592668B2/en active Active
-
2007
- 2007-03-22 DE DE112007000803T patent/DE112007000803T5/de not_active Ceased
- 2007-03-22 WO PCT/US2007/064696 patent/WO2007117938A2/en active Application Filing
- 2007-03-22 KR KR1020087025017A patent/KR101437698B1/ko active IP Right Grant
- 2007-03-22 AT AT0913907A patent/AT505584A2/de unknown
- 2007-03-22 JP JP2009503170A patent/JP2009532879A/ja active Pending
- 2007-03-22 CN CN2007800124267A patent/CN101416315B/zh active Active
- 2007-03-29 TW TW096111038A patent/TWI455307B/zh not_active IP Right Cessation
-
2009
- 2009-09-17 US US12/562,025 patent/US7936013B2/en active Active
-
2011
- 2011-04-08 US US13/083,337 patent/US20110241172A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6982459B2 (en) * | 2000-12-18 | 2006-01-03 | Denso Corporation | Semiconductor device having a vertical type semiconductor element |
US6825565B2 (en) * | 2002-01-30 | 2004-11-30 | Fuji Electric Co., Ltd. | Semiconductor device |
US6768180B2 (en) * | 2002-04-04 | 2004-07-27 | C. Andre T. Salama | Superjunction LDMOST using an insulator substrate for power integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
DE112007000803T5 (de) | 2009-01-29 |
WO2007117938A3 (en) | 2008-05-08 |
US7592668B2 (en) | 2009-09-22 |
US20070228490A1 (en) | 2007-10-04 |
CN101416315A (zh) | 2009-04-22 |
US7936013B2 (en) | 2011-05-03 |
TW200802867A (en) | 2008-01-01 |
US20100006927A1 (en) | 2010-01-14 |
KR20090007327A (ko) | 2009-01-16 |
KR101437698B1 (ko) | 2014-09-03 |
CN101416315B (zh) | 2011-04-27 |
WO2007117938A2 (en) | 2007-10-18 |
JP2009532879A (ja) | 2009-09-10 |
AT505584A2 (de) | 2009-02-15 |
US20110241172A1 (en) | 2011-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI455307B (zh) | 用於功率元件之電荷平衡技術 | |
US10868113B2 (en) | Trench-based power semiconductor devices with increased breakdown voltage characteristics | |
JP5578183B2 (ja) | 半導体装置 | |
TWI485847B (zh) | 具有增加崩潰電壓特性之以溝槽為基礎的功率半導體元件 | |
US8450800B2 (en) | Semiconductor device | |
TWI502628B (zh) | 用於電荷平衡功率元件的周邊設計 | |
TW201306264A (zh) | 半導體功率元件及其製備方法 | |
US8969968B2 (en) | ESD protection structure and semiconductor device comprising the same | |
JP2006269633A (ja) | 電力用半導体装置 | |
JP2003078138A (ja) | 半導体装置 | |
KR101602411B1 (ko) | 게이트 패드 영역에 액티브셀 배치 구조를 가지는 전력 반도체 장치 | |
US20230101553A1 (en) | Transistor device and method for producing a transistor device | |
JP2024009372A (ja) | 超接合半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |