TWI437682B - 切割道上之穿通孔 - Google Patents

切割道上之穿通孔 Download PDF

Info

Publication number
TWI437682B
TWI437682B TW097111951A TW97111951A TWI437682B TW I437682 B TWI437682 B TW I437682B TW 097111951 A TW097111951 A TW 097111951A TW 97111951 A TW97111951 A TW 97111951A TW I437682 B TWI437682 B TW I437682B
Authority
TW
Taiwan
Prior art keywords
die
organic material
wafer
hole
semiconductor die
Prior art date
Application number
TW097111951A
Other languages
English (en)
Other versions
TW200903764A (en
Inventor
Byung Tai Do
Heap Hoe Kuan
Original Assignee
Stats Chippac Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stats Chippac Ltd filed Critical Stats Chippac Ltd
Publication of TW200903764A publication Critical patent/TW200903764A/zh
Application granted granted Critical
Publication of TWI437682B publication Critical patent/TWI437682B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H01L2221/68336—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139—Silver (Ag) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06551—Conductive connections on the side of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Dicing (AREA)

Description

切割道上之穿通孔
大致地，本發明有關半導體元件，且更特別地，有關一種貫穿通孔可堆疊之半導體元件。
在成長的趨勢中，半導體製造商已漸增地採用三維(3D)之互連及封裝以供半導體元件用。三維之互連給予優點：諸如於個別的封裝之內的尺寸縮減，減少的互連長度，及元件與不同功能性之整合。
實施3D互連之各式各樣的方式之一涉及使用所謂“穿通孔”技術。穿通孔的位置可座落於半導體晶片，或“晶粒”之內，或晶粒的外部(亦即，沿著所謂“切割道”導引)。
然而，目前的穿通孔技術具有若干限制。座落於半導體晶片內之通孔將限制具有額外的電路於該晶片之內的自由。例如可理解的是，穿通孔的個別位置將喪失該位置處之電路的安置；因而，限制了晶片的功能性，且因此，限制了使用該晶片之元件。
設置於半導體晶片外部(亦即，沿著切割道導引)之通孔需要更寬的切割道，以容納穿通孔的產生。結果，使產能(亦即，每個晶圓之晶數片)降低。
鑑於上述，本發明之目的在於提供一種穿通孔可堆疊之半導體元件，而不具有上述所伴隨之限制的任何限制。
因此，在一實施例中，本發明係一種半導體元件，包括第一晶粒，該第一晶粒具有頂部，底部，及週邊表面；接合墊，係形成於頂部表面之上；有機材料，係連接至第一晶粒且配置圍繞著該週邊表面；通孔，係形成於該有材料之中；金屬跡線，用以連接通孔至接合墊；以及導電性材料，係沈積於通孔之中。
在另一實施例中，本發明係半導體元件的製造方法，包括提供晶圓，該晶圓係以一切割道導引來指示；以一晶粒切割膠帶來縛起晶圓；使該晶圓沿著切割道導引而單粒化成為複數個晶粒，該複數個晶粒具有複數個縫隙於該複數晶粒的各個晶粒之間；將晶粒切割膠帶拉長以擴展該複數個縫隙至一預定的距離；沈積有機材料至該複數個縫隙的各個縫隙之內，其中有機材料的頂部表面與該複數個晶粒之第一晶粒的頂部表面係實質地共平面；形成複數個通孔於該有機材料中；使該複數個通孔的各個通孔圖案化至該複數個晶粒上之複數個接合墊位置的各個接合墊位置；沈積導電性材料於該複數個通孔的各個通孔中；以及使該複數個晶粒的各個晶粒自該晶粒切割膠而單粒化。
在又一實施例中，本發明係一種半導體元件的製造辺法，包括提供晶圓，該晶圓係以一切割道導引來指示；以第一晶粒切割膠帶來縛起該晶圓；使該晶圓沿著該切割道導引而單粒化成為複數個晶粒，該複數個晶粒具有複數個第一縫隙於該複數個晶粒的各個晶粒之間；自該第一晶粒切割膠帶來撿拾該複數個晶粒；安置該複數個晶粒至第一 晶圓支撐系統之上，以獲得預定寬度之複數個第二縫隙於該複數個晶粒的各晶粒之間；沈積有機材料至該複數個縫隙的各縫隙之內，以提供重塗佈之晶圓，其中有機材料的頂部表面與該複數個晶粒之第一晶粒的頂部表面係實質地共平面；轉移重塗佈之晶圓至第二晶圓支撐系統之上；形成複數個通孔於該有機材料中；使該複數個通孔的各個通孔圖案化至該複數個晶粒上之複數個接合墊位置的各個接合墊位置；沈積導電性材料於該複數個通孔的各個通孔中，轉移重塗佈之晶圓至第二晶粒切割膠帶之上；以及使該複數個晶粒的各個晶粒自該第二晶粒切割膠帶而單粒化。
在仍一實施例中，本發明係一種半導體元件的製造方法，包括提供第一晶粒，該第一晶粒具有頂部，底部，及週邊表面；提供接合墊，該接合墊係形成於頂部表面之上；提供有機材料，該有機材料係連接至第一晶粒且配圍繞著該週邊表面；提供通孔，該通孔係形成於該有機材料之中；提供金屬跡線，用以連接通孔至接合墊；以及沈積導電性材料於通孔之中。
現將參照圖式而以一或更多個實施例來敍述本發明於下文說明中，其中相同的符號代表相同或相似的元件。雖然本發明係依據用以達成本發明之目的最佳模式來予以描述，但將由熟習於本項技術之該等人士所理解的是，本發明打算涵蓋選擇例、修正例、及等效例，其可被包含於由 如下文揭示及圖式所支持之附錄申請專利範圍以及它們的等效例所界定之本發明的精神及範疇內。
圖1描繪典型先前技術之晶圓級晶片尺寸封裝的製作方法100。複數個晶片102係切割自晶圓。各個晶片102具有複數個突出的接合墊104，該等接合墊104係座落於晶片102有效表面上。
複數個晶片102係設置於可伸縮之膜106的頂部表面之上，該可伸縮之膜106係由框架108所繫緊。該框架108則由裝置具110所固定，且該可伸縮之膜106可在工作平台112上移位且被拉長至某一距離。
平台112可相對於該裝置具110而向上移動。該晶圓係由切割器來切割成為複數個晶片102，如圖示地，該等晶片已被包囊成為半導體封裝，且接著，由切割器118所鋸開。軸114相對於裝置具110而向上地移動，以昇高該平台110。
本發明改善典型之光前技術的製造方法100，而提供穿通孔之半導體元件，在一些實施例中，穿通孔之半導體元件係堆疊在一起以供特定的應用及實施用。
圖2A及2B分別以俯視圖及側視圖來描繪穿通孔可堆疊之半導體元件200。元件200具有結合的晶粒202。該元件200包含複數個接合墊204，該等接合墊204係沈積於半導體晶粒202的有效側之上。接合墊204可由電鍍法或其他方法來沈積於晶粒202的電極端子上。接合墊204的材料可由諸如鋁(Al)之導電性材料所製成。接合墊204 可由軟焊法而接連至基板。
一連串的金屬跡線206電性地耦接該等接合墊204至通孔208。如圖2B中所示地，通孔208自晶粒202之有效的頂部表面212及周圍材料210垂直延伸至晶粒之底部表面及周圍材料210，而與穿通孔之設計一致。
如圖示地，針對本發明的目的而稱為“有機材料”的周圍材料210係沈積圍繞著晶粒202的週邊表面。如進一步將予以敍述的是，該有機材料210係改良及變更自先前技術之材料。該有機材料可包含諸如苯并環丁烯(BCB)，聚亞醯胺(PI)材料，或其類似物之材料。如圖示地，通孔208係形成於有機材料210中，且依據列而組織。在此實施例200中，通孔208係形成於該有機材料210的各個側(例如側216及218)，以便完全地包圍晶粒202的週邊。複數個接合墊204的各個接合墊係電性地耦接至複數個通孔208的各個通孔。
例如將明瞭的是，穿通孔208可以以各式各樣的組態形成，諸如沿著多重列。進一步地，半切除之通孔(如本圖中所示)或完整的未切除之通孔208可以以各式各式的實施例而形成，以適合特殊的實施。該半導體元件200可在許許多多組態中額外的晶粒202堆疊成耦接。
圖3A及3B分別以如側視圖及俯視圖示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之第一步驟。提供一晶圓300。如圖示地將一連串的接合墊204形成於該晶圓的有效表面之上。該晶圓 係以切割道導引302來指示。
圖4A及4B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之第二步驟。首先，晶圓300由切割源402來予以單粒化為所繪之個件400。該切割源402可包含鋸，或雷射切割工具。
在單粒化之前，將晶圓300安置在晶粒切割膠帶404之上，以便在該單粒化過程之期間保持不同的分段400於適當位置處。在該單粒化過程之後，如圖示地形成連續的縫隙406於個別的分段400之間。
圖5A及5B分別以如側視圖及俯視圖所示地來描圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中第三步驟。在所繪之個別分段中各晶圓300接受擴展過程。該晶粒切割膠帶404可由各式各樣的技術所拉長(例如，藉由使用擴展台)，以提供具有預定距離504之連續縫隙502。所繪之箭頭506指示由該晶圓擴展過程所遭受之不同的擴展方向。
做為下一步驟，圖6A及6B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之第四步驟。以上述所述之有機材料602來充填圖5A及5B中所示之各式各樣的縫隙502。對應於所充填的分段600之頂部表面的平面604與對應於有機材料602之項部表面的平面606係實質地共平面。
有機材料602之施加可由諸如旋塗法、針滴法、或其類似之施加法的方法所執行。
圖7A及7B分別以如側視圖及俯視圖所示來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之第五步驟。如圖示地，該等分段700接受一過程以形成複數通孔702於有機材料602中。該等通孔可以以各式各樣的方法所形成，包含雷射通孔鑽孔法或蝕刻法。如所示地，該等通孔之各個通孔係組構於該有機材料602中，以對應於將與該通孔相關聯之個別的隆起墊204。
轉向圖8A及8B，圖8A及8B分別以側視圖及俯視圖所示地來顯示圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之第六步驟。圖8A及8B描繪金屬圖案過程，而自接合墊204來將一連串的金屬跡線206連接至通孔702；再者，此處如圖示地，該等金屬跡線206電性連接該等接合墊至通孔702位置之各個通孔位置。
圖9A及9B描繪圖2A及2B中示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之第七步驟。執行通孔金屬沈積法至組件900。以沈積導電性材料至該等通孔702的各個通孔內，而形成一連串之金屬通孔902。該導電材料可為諸如鋁(Al)、銅(Cu)、鎢(W)，或任何其他導電性金屬之材料，或任一組合之金屬合金。再者，金屬通孔902係形成有機材料602之中。許許多多的方法可予以使用來形成該等金屬通孔，例如電鍍法或封堵法。
圖10A及10B描繪圖2A及2B中所示穿通孔可堆疊之半導體元件的第一代表性製造方法中之第八步驟。再次地，由切割源402來將晶圓組件300，及900單粒化，以形成縫隙904。例如將由熟習於本項技術之人士所瞭解的是，圖10A、10B及上述代表性圖式中所示之各式各樣的晶粒202代表由特殊晶圓300所產生之晶片總數極小部分。因此，隨著該第二單粒化步驟的結論，可與圖2A及2B中所示之實施例相似地提供大多數的晶粒202，其中如上述所示地，其中有機材料210完全包圍晶粒202的週邊表面，且穿通孔902係沿晶粒之各個側表面而以列來組構。
在一實施例中，緊隨著圖10A及10B中所描之單粒化步驟，個別的晶粒202係由晶粒撿拾及安置過程所移開，以便將各個晶粒202自晶粒切割膠帶404移開。
圖11A及11B分別以如俯視圖及側視所示地來描繪結合複數個完整之穿通孔的穿通孔可堆疊之半導體元件906的第二實施例。此處，再次地顯示上文圖式中所示之各式各樣的特徵，包含晶粒202，接合墊204，以及形成於該晶粒202之有效表面212上的金屬跡線。在此實施例906中，取代如上述實施例所示之半切除通孔的是，該等個別的穿通孔908係“完整的”。所描繪之完整的穿通孔908可由切割道導引302之特殊組態所形成，如圖3A及3B中所示。更寬的切割道導引302允許有機材料602如圖示地被切割，而保留完整通孔908。
圖12A及12B分別以如側視圖及俯視圖所示地來描繪 圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之第三步驟。如所述之第二製造方法與如上文所述之第一代表性方法共用首先之兩個步驟(亦即，提供晶圓，以及在晶粒切割膠帶404之上將晶圓單粒化成為個別的分段)。此外，再次顯示各式樣的特徵(亦即，接合墊204)。
做為下一步驟，係將晶圓300之分段550撿拾自第一晶粒切割膠帶404，且如圖示地安置於所謂“晶圓支撐系統”405之上。該晶圓支撐系統可邏輯地包含第二晶粒切割膠帶405。然而，該晶圓支撐系統亦可為諸如玻璃、陶質物、疊層、或矽(Si)基板之暫時晶圓支撐系統。在一實施例中，所切割之晶粒202係使用撿拾及安置機器而撿拾自晶粒切割膠帶及安置於該晶圓支撐系統405之上，該撿拾及安置過程將提供具有預定寬度或距離412之縫隙406於個別的分段550之間。
圖13A及13B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之第四步驟。再以相似於上述所述之旋塗法，針滴法，或其他方式來施加有機材料602至分段650，分段650之平面642與有機材料602之平面654係實質地共平面。
轉向圖14A及14B，圖14A及14B顯示圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之第五步驟。將重塗佈之晶圓300轉移至第二晶圓支 撐系統408之上，該第二晶圓支撐系統可再次地包含玻璃、矽(Si)基板材料、陶質物、及疊層材料。
圖15A及15B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之第六步驟。在與圖7A及7B中所示之步驟相似的步驟750中，將複數個通孔702形成於有機材料602中，以與接合墊204一致。
圖16A及16B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之第七步驟850。步驟850再次地相似於圖8A及8B中所示之金屬跡線的金屬圖案化步驟，而將接合墊204之位置電性連接至通孔702之位置。
圖17A及17B分別以如側視圖及俯視圖所示地來描繪圖第2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之第八步驟905。以導電性材料來封堵，電鍍，或其它方法沈積該等通孔702，以充填通孔702及提供金屬通孔902，如圖所示。
緊隨著該金屬通孔902之形成過程，如描繪第九步驟所說明，如圖18A及18B中所示將通孔晶圓906轉移至另外的晶粒切割膠帶410。
圖19A及19B描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之第十步驟。再使用切割源402以使該通孔晶圓906單粒化成為所繪之該等分段970，而產生縫隙904。做為最後的步驟，緊隨在 該第二單粒化過程之後，可用晶粒撿拾及安置機器而再一次地自晶粒切割膠帶410來移除各個元件200。
圖20係以側視圖來描繪使用晶粒對晶粒之堆疊組態所示的穿通孔可堆疊之半導體元件的第三代表性實施例。一連串之元件200可如圖示地予以堆疊910，以適合特殊的應用，該等金屬通孔902的各個通孔可使用直接孔洞金屬接合法來加以耦接912。如熟習於本項技術之人士將期盼的是，可如圖示地將任何數目之元件200堆疊以實現所企望的實施。
圖21係再以側視圖來描繪使用結合一軟焊糊916的晶粒對晶粒之堆疊組態所示的穿通孔可堆疊之半導體元件的第四代表性實施例。軟焊糊916包含小的焊料粒子與助熔劑之混合物。可結合各式各樣之不同材料的軟焊糊。該軟焊糊916可使用回流軟焊法予以施加，以產生強大的冶金接合於所堆疊之元件914的各個元件之間。
穿通孔可堆疊之半導體元件918的第五代表性實施例係顯示於圖22中。如俯視圖中所示地。本實施例包含多列的接合墊204和多列的通孔902，而適合與金屬跡線206連接。如圖示地，該等通孔902的各個通孔係設置於有機材料602之內。可實施任何數目之具有多列的接合墊204和多列的通孔902之晶粒202的組態。除了此實施例918之外，可實現另一實施例，其中連接所繪的半切除之外邊通孔902至並未座落於晶粒202之有效表面上而是在另外表面上的接合墊204，例如在另外的晶粒202或別處之表 面上以做為特定的實施需求。
穿通孔可堆疊之半導體元件920的第六代表性實施例係顯示於圖23之中。元件920描繪設置在晶粒202之相對側上的接合墊204，跡線206，及一連串半切除之通孔902的另外組態。此處，再次地，該等通孔902係形成於如圖示地設置於晶粒202之各個週邊側的有機材料602中。在所繪實施例920的變化例之中，組態可包含完整的通孔。
穿通孔可堆疊之半導體元件922的第七代表性實施例係描繪於圖24之中。元件922包含一連串之所謂的“仿真”通孔924，該等仿真通孔924係如圖示地設置於晶粒202的相對側。通孔920則如圖示地設置於左手側及右手側。仿真通孔924可透過該元件922來提供電性連接以供特定應用之用。該等仿真通孔924可利用導線接合法而使用來連接額外的元件922或封裝。此外，該等孔924可扮演以做為接地或做為用於輸入/輸出(I/O)信號之線管。
在許許多多的實施例中，可將仿真通孔924組態成為與通孔902在一起。例如可實施多列的，或完整的或半切除的孔924。圖25描繪此一實施例之元件926，該元件926包含在晶粒202左側之一列半切除的仿真通924，及在晶粒202右側之一列穿通孔902，而且再次均設置於有機材料602之中。
圖26描繪穿通孔可堆疊之半導體元件928的第九代表性實施例，繪出使用如圖24及25中所示之仿真通孔902以導線接合法來連接頂部晶粒203的兩個堆疊之晶粒202 及203。一連串之接合墊205係設置於晶粒203的有效表面之上。接合線207連接該等接合墊205至通孔902。介電質的，絕緣的，或接合的材料209係設置於該等晶粒202及203之間，以提供用於該元件/封裝928之結構性支撐。
諸如結合一連串之穿通孔208或902的元件200之半導體元件可在各式各樣的應用中提供許許多多的功能性及可撓性。有機材料210之使用可允許通孔208安置於晶粒202外面，其准許額外的電路於該晶粒202之內且可增強元件200的功能。此外，藉由使用有機材料210來取代晶圓300材料，將增加每個晶圓之個別的產能。在許多的應用中，可視需要地將有機材料組構為變厚，以適應各式各樣的通孔208。
雖然已詳盡地描繪本發明之一或更多個實施例，但熟習於本項技術人士將理解的是，針對該等實施例之修正及變化可予以完成，而不會背離如下文之申請專利範圍中所陳述之本發明的範疇。
100‧‧‧先前技術之方法
102‧‧‧晶片
104‧‧‧接合墊
106‧‧‧可伸縮之膜
108‧‧‧框架
110‧‧‧元件具
112‧‧‧平台
114‧‧‧軸
118‧‧‧切割器
200‧‧‧穿通孔可堆疊之半導體元件
202,203‧‧‧晶粒
204‧‧‧接合墊，隆起墊
206‧‧‧金屬跡線
208‧‧‧通孔
210‧‧‧周圍材料
212‧‧‧頂部表面(有效表面)
216,218‧‧‧側
300‧‧‧晶圓
302‧‧‧切割道導引
400‧‧‧個件
402‧‧‧切割源
404,410‧‧‧晶粒切割膠帶
406,502,904‧‧‧縫隙
504‧‧‧預定之距離
506‧‧‧箭頭
600,700,550,650,970‧‧‧分段
602‧‧‧有機材料
604,606,654,642‧‧‧平面
702‧‧‧通孔
900‧‧‧晶圓組件
902‧‧‧金屬通孔
908‧‧‧完整的通孔
405‧‧‧晶圓支撐系統
408‧‧‧第二晶圓支撐系統
750,850,950‧‧‧步驟
906,910,918,920,922,928‧‧‧穿通孔可堆疊之半導體元件
960‧‧‧通孔晶圓
916‧‧‧軟焊糊
914‧‧‧堆疊之元件
924‧‧‧仿真通孔
205‧‧‧接合墊
207‧‧‧導線接合
圖1描繪典型先前技術之晶圓級晶片尺寸封裝的製作方法；圖2A及2B分別以俯視圖及側視圖來描繪穿通孔可堆疊之半導體元件的一第一實施例；圖3A及3B分別以如側視圖及俯視圖中所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第一步驟； 圖4A及4B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第二步驟；圖5A及5B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第三步驟；圖6A及6B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第四步驟；圖7A及7B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第五步驟；圖8A及8B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第六步驟；圖9A及9B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第七步驟；圖10A及10B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第一代表性製造方法中之一第八步驟；圖11A及11B分別以如俯視圖及側視圖中所示地來描繪結合複數個完整之穿通孔的穿通孔可堆疊之半導體元件的一第二實施例； 圖12A及12B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第三步驟；圖13A及13B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第四步驟；圖14A及14B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第五步驟；圖15A及15B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第六步驟；圖16A及16B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第七步驟；圖17A及17B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第八步驟；圖18A及18B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第九步驟；圖19A及19B分別以如側視圖及俯視圖所示地來描繪圖2A及2B中所示的穿通孔可堆疊之半導體元件的第二代表性製造方法中之一第十步驟； 圖20係以側視圖來描繪使用晶粒對晶粒之堆疊組態所示的穿通孔可堆疊之半導體元件的一第三代表性實施例；圖21係以側視圖來描繪使用結合軟焊糊的晶粒對晶粒之堆疊組態所示的穿通孔可堆疊之半導體元件的一第四代表性實施例；圖22係以如俯視圖所示地來描繪具有多列之接合墊及多列之穿通孔可堆疊之半導體元件的一第五代表性實施例；圖23係以如俯視圖所示地來描繪具有耦接至晶粒之相對側的一列接合墊之一列半切除通孔的穿通孔可堆疊之半導體元件的一第六代表性實施例；圖24係以如俯視圖所示地來描繪結合仿真通孔於相對側的穿通孔可堆疊之半導體元件的一第七代表性實施例；圖25以如俯視圖所示地來描繪結合仿真通孔於單一側的穿通孔可堆疊之半導體元件的一第八代表性實施例；圖26係描繪穿通孔可堆疊之半導體元件的一第九代表性實施例，以用說明使用如圖24及25中所示之仿真通孔而以導線接合法來連接頂部晶粒的兩個堆疊之晶粒。
200‧‧‧穿通孔可堆疊之半導體元件
204‧‧‧接合墊，隆起墊
206‧‧‧金屬跡線
300‧‧‧晶圓
402‧‧‧切割源
404‧‧‧晶粒切割膠帶
602‧‧‧有機材料
900‧‧‧晶圓組件
902‧‧‧金屬(穿)通孔
904‧‧‧縫隙

Claims (17)

  1. 一種製造一半導體元件的方法，該方法包括：提供一晶圓，該晶圓係以一切割道導引來指示；以一第一晶粒切割膠帶來縛起該晶圓；將該晶圓沿著該切割道導引而單粒化成為複數個晶粒，該複數個晶粒具有複數個第一縫隙於該複數晶粒的各個晶粒之間；將晶粒切割膠帶拉長以擴展該複數個縫隙至一預定的距離；自該第一晶粒切割膠帶來撿拾該複數個晶粒；安置該複數個晶粒至一第一晶圓支撐系統之上，以獲得一預定寬度之複數個第二縫隙於該複數個晶粒的各晶粒之間；沈積一有機材料至該複數個縫隙的各個縫隙之內，以提供一重塗佈之晶圓，其中該有機材料的一頂部表面與該複數個晶粒之一第一晶粒的一頂部表面係實質地共平面；轉移該重塗佈之晶圓至一第二晶圓支撐系統之上；形成複數個通孔於該有機材料中；將該複數個通孔的各個通孔圖案化至該複數個晶粒上之複數個接合墊位置的各個接合墊位置；沈積一導電性材料於該複數個通孔的各個通孔中；轉移該重塗佈之晶圓至一第二晶粒切割膠帶之上；以及將該複數個晶粒的各個晶粒單粒化自該晶粒切割膠。
  2. 如申請專利範圍第1項之方法，其中該第一晶圓支撐系統包含一第三晶粒切割膠帶。
  3. 如申請專利範圍第1項之方法，其中該第一或第二晶圓支撐系統包含一玻璃、矽或陶瓷基板。
  4. 如申請專利範圍第1項之方法，其中該有機材料包含一苯并環丁烯(BCB)，聚亞醯胺(PI)，或丙烯酸樹脂材料。
  5. 如申請專利範圍第1項之方法，其中該有機材料係使用一旋塗法或針滴法所施加。
  6. 如申請專利範圍第1項之方法，其中該複數個通孔係使用一雷射孔洞鑽孔法或蝕刻法而形成於該有機材料中。
  7. 如申請專利範圍第1項之方法，進一步包含自該第二晶粒切割膠帶來撿拾該複數個晶粒的各個晶粒。
  8. 一種製造一半導體元件之方法，該方法包括：提供一第一半導體晶粒，其含有形成在該第一半導體晶粒之一第一表面上的一接合墊；沈積一有機材料圍繞該第一半導體晶粒之一週邊表面，其中該有機材料的一表面係實質上與該第一半導體晶粒之該第一表面共平面；形成一通孔於該有材料之中；形成一金屬跡線，用以連接該通孔至該接合墊；以及沈積一導電性材料於該通孔之中。
  9. 如申請專利範圍第8項之方法，其進一步包含使用一旋塗法或針滴法來沈積該有機材料。
  10. 如申請專利範圍第8項之方法，其進一步包含使用 一雷射孔洞鑽孔法或蝕刻法來形成該通孔於該有機材料中。
  11. 如申請專利範圍第8項之方法，進一步包含堆疊一第二半導晶粒於該第一半導體晶粒之上。
  12. 如申請專利範圍第11項之方法，其進一步包含使用一直接孔洞金屬接合法或一軟焊糊來耦合該第二半導體晶粒至該第一半導體晶粒。
  13. 一種半導體裝置，其包含：一第一半導體晶粒，其含有形成在該第一半導體晶粒之一第一表面上的一接合墊；一有機材料，其圍繞圍繞該第一半導體晶粒之一週邊表面；一金屬通孔，其形成於該有材料之中；以及一金屬跡線，其沈積於連接該金屬通孔和接合墊的該第一半導體晶粒之該第一表面之上。
  14. 如申請專利範圍第13項之半導體裝置，其中該有機材料的一表面係實質上與該第一半導體晶粒之該第一表面共平面。
  15. 如申請專利範圍第13項之半導體裝置，其進一步包含安置在該第一半導體晶粒之上並且電性連接至該金屬通孔的一第二半導體晶粒。
  16. 如申請專利範圍第13項之半導體裝置，其進一步包含安置在該有機材料之中並且與該接合墊電性絕緣的一仿真通孔。
  17. 如申請專利範圍第13項之半導體裝置，其中該金屬通孔在單粒化的過程中被切穿。
TW097111951A 2007-05-04 2008-04-02 切割道上之穿通孔 TWI437682B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/744,657 US7569421B2 (en) 2007-05-04 2007-05-04 Through-hole via on saw streets

Publications (2)

Publication Number Publication Date
TW200903764A TW200903764A (en) 2009-01-16
TWI437682B true TWI437682B (zh) 2014-05-11

Family

ID=39938978

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097111951A TWI437682B (zh) 2007-05-04 2008-04-02 切割道上之穿通孔

Country Status (4)

Country Link
US (2) US7569421B2 (zh)
KR (1) KR101583819B1 (zh)
SG (2) SG147385A1 (zh)
TW (1) TWI437682B (zh)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8278738B2 (en) * 2005-02-17 2012-10-02 Sharp Kabushiki Kaisha Method of producing semiconductor device and semiconductor device
DE112006003839T5 (de) * 2006-04-21 2009-02-26 Infineon Technologies Ag Verfahren zur Herstellung eines dünnen Halbleiter-Chips
US7829998B2 (en) 2007-05-04 2010-11-09 Stats Chippac, Ltd. Semiconductor wafer having through-hole vias on saw streets with backside redistribution layer
WO2008137511A1 (en) 2007-05-04 2008-11-13 Crossfire Technologies, Inc. Accessing or interconnecting integrated circuits
US8445325B2 (en) * 2007-05-04 2013-05-21 Stats Chippac, Ltd. Package-in-package using through-hole via die on saw streets
US8143719B2 (en) 2007-06-07 2012-03-27 United Test And Assembly Center Ltd. Vented die and package
US8350382B2 (en) * 2007-09-21 2013-01-08 Infineon Technologies Ag Semiconductor device including electronic component coupled to a backside of a chip
US8072079B2 (en) * 2008-03-27 2011-12-06 Stats Chippac, Ltd. Through hole vias at saw streets including protrusions or recesses for interconnection
US7704796B2 (en) * 2008-06-04 2010-04-27 Stats Chippac, Ltd. Semiconductor device and method of forming recessed conductive vias in saw streets
US7767495B2 (en) * 2008-08-25 2010-08-03 Infineon Technologies Ag Method for the fabrication of semiconductor devices including attaching chips to each other with a dielectric material
US7888181B2 (en) * 2008-09-22 2011-02-15 Stats Chippac, Ltd. Method of forming a wafer level package with RDL interconnection over encapsulant between bump and semiconductor die
US8546189B2 (en) 2008-09-22 2013-10-01 Stats Chippac, Ltd. Semiconductor device and method of forming a wafer level package with top and bottom solder bump interconnection
DE102008049535A1 (de) * 2008-09-29 2010-04-08 Osram Opto Semiconductors Gmbh LED-Modul und Herstellungsverfahren
US8093151B2 (en) * 2009-03-13 2012-01-10 Stats Chippac, Ltd. Semiconductor die and method of forming noise absorbing regions between THVS in peripheral region of the die
US8405197B2 (en) * 2009-03-25 2013-03-26 Stats Chippac Ltd. Integrated circuit packaging system with stacked configuration and method of manufacture thereof
US7847382B2 (en) * 2009-03-26 2010-12-07 Stats Chippac Ltd. Integrated circuit packaging system with package stacking and method of manufacture thereof
US20110068478A1 (en) * 2009-03-26 2011-03-24 Reza Argenty Pagaila Integrated circuit packaging system with package stacking and method of manufacture thereof
US8298917B2 (en) * 2009-04-14 2012-10-30 International Business Machines Corporation Process for wet singulation using a dicing singulation structure
US7993976B2 (en) 2009-06-12 2011-08-09 Stats Chippac, Ltd. Semiconductor device and method of forming conductive vias with trench in saw street
CN102034796B (zh) * 2009-10-01 2014-08-27 精材科技股份有限公司 晶片封装体及其制造方法
US8822281B2 (en) * 2010-02-23 2014-09-02 Stats Chippac, Ltd. Semiconductor device and method of forming TMV and TSV in WLCSP using same carrier
KR20120032254A (ko) * 2010-09-28 2012-04-05 삼성전자주식회사 반도체 적층 패키지 및 이의 제조 방법
US20120119345A1 (en) * 2010-11-15 2012-05-17 Cho Sungwon Integrated circuit packaging system with device mount and method of manufacture thereof
US8168474B1 (en) 2011-01-10 2012-05-01 International Business Machines Corporation Self-dicing chips using through silicon vias
CN102751266B (zh) * 2011-04-21 2016-02-03 精材科技股份有限公司 芯片封装体及其形成方法
US8883561B2 (en) 2011-04-30 2014-11-11 Stats Chippac, Ltd. Semiconductor device and method of embedding TSV semiconductor die within encapsulant with TMV for vertical interconnect in POP
KR101481080B1 (ko) * 2011-07-04 2015-01-13 한미반도체 주식회사 반도체 패키지의 레이저 가공방법
US9324659B2 (en) * 2011-08-01 2016-04-26 Stats Chippac, Ltd. Semiconductor device and method of forming POP with stacked semiconductor die and bumps formed directly on the lower die
US8824706B2 (en) 2011-08-30 2014-09-02 Qualcomm Mems Technologies, Inc. Piezoelectric microphone fabricated on glass
US8724832B2 (en) 2011-08-30 2014-05-13 Qualcomm Mems Technologies, Inc. Piezoelectric microphone fabricated on glass
US8811636B2 (en) 2011-11-29 2014-08-19 Qualcomm Mems Technologies, Inc. Microspeaker with piezoelectric, metal and dielectric membrane
US8796855B2 (en) 2012-01-13 2014-08-05 Freescale Semiconductor, Inc. Semiconductor devices with nonconductive vias
US10593562B2 (en) 2015-04-02 2020-03-17 Samtec, Inc. Method for creating through-connected vias and conductors on a substrate
US9691634B2 (en) 2015-04-02 2017-06-27 Abexl Inc. Method for creating through-connected vias and conductors on a substrate
US20180015569A1 (en) * 2016-07-18 2018-01-18 Nanya Technology Corporation Chip and method of manufacturing chips
US10483239B2 (en) * 2016-12-20 2019-11-19 Sandisk Semiconductor (Shanghai) Co. Ltd. Semiconductor device including dual pad wire bond interconnection
CN110325490B (zh) * 2017-05-16 2022-05-10 贺利氏德国有限两合公司 具有低非晶形相的陶瓷金属衬底
US12009225B2 (en) 2018-03-30 2024-06-11 Samtec, Inc. Electrically conductive vias and methods for producing same
US10566268B1 (en) * 2018-09-26 2020-02-18 Nxp Usa, Inc. Package to die connection system and method therefor
US11081392B2 (en) 2018-09-28 2021-08-03 Taiwan Semiconductor Manufacturing Co., Ltd. Dicing method for stacked semiconductor devices
TW202129882A (zh) 2019-09-30 2021-08-01 美商山姆科技公司 導電通孔和其製造方法
WO2022165749A1 (en) * 2021-02-05 2022-08-11 Yangtze Memory Technologies Co., Ltd. Flip-chip stacking structures and methods for forming the same

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW451436B (en) 2000-02-21 2001-08-21 Advanced Semiconductor Eng Manufacturing method for wafer-scale semiconductor packaging structure
KR20020091327A (ko) 2001-05-31 2002-12-06 삼성전자 주식회사 측면 몸체부가 형성되어 있는 웨이퍼 레벨 패키지 및 그제조 방법
US6790710B2 (en) * 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
US7550842B2 (en) 2002-12-12 2009-06-23 Formfactor, Inc. Integrated circuit assembly
KR100537892B1 (ko) 2003-08-26 2005-12-21 삼성전자주식회사 칩 스택 패키지와 그 제조 방법
JP4204989B2 (ja) * 2004-01-30 2009-01-07 新光電気工業株式会社 半導体装置及びその製造方法

Also Published As

Publication number Publication date
SG162786A1 (en) 2010-07-29
US7960841B2 (en) 2011-06-14
TW200903764A (en) 2009-01-16
KR101583819B1 (ko) 2016-01-08
US7569421B2 (en) 2009-08-04
KR20080098334A (ko) 2008-11-07
SG147385A1 (en) 2008-11-28
US20090267236A1 (en) 2009-10-29
US20080272476A1 (en) 2008-11-06

Similar Documents

Publication Publication Date Title
TWI437682B (zh) 切割道上之穿通孔
TWI427754B (zh) 在鋸道上使用通孔晶粒之封裝中的封裝
US9761565B2 (en) Microelectronic packages having embedded sidewall substrates and methods for the producing thereof
US11177142B2 (en) Method for dicing integrated fan-out packages without seal rings
TWI567897B (zh) 薄型扇出式多晶片堆疊封裝構造與製造方法
US7750452B2 (en) Same size die stacked package having through-hole vias formed in organic material
TWI638412B (zh) 形成用於扇出嵌入式晶圓級球柵陣列中的電源／接地面的嵌入式導電層的半導體裝置和方法
KR101581465B1 (ko) 반도체 장치 및 그 제조방법
US9006032B2 (en) Package on package structures and methods for forming the same
TWI761342B (zh) 半導體封裝及其製造方法
KR101514137B1 (ko) 반도체 패키지 제조 방법 및 이를 이용한 반도체 패키지
US8062929B2 (en) Semiconductor device and method of stacking same size semiconductor die electrically connected through conductive via formed around periphery of the die
TW200915510A (en) Semiconductor wafer having through-hole vias on saw streets with backside redistribution layer
CN107644860A (zh) 集成扇出型封装
TWI578490B (zh) 製造堆疊封裝式半導體封裝的方法
CN103065984B (zh) 用于半导体器件的封装方法
US11670600B2 (en) Panel level metal wall grids array for integrated circuit packaging
US11616017B2 (en) Integrated circuit package structure, integrated circuit package unit and associated packaging method
US20220077053A1 (en) Integrated circuit package structure, integrated circuit package unit and associated packaging method
TWI425610B (zh) 在鋸道上使用通孔晶粒之封裝上的封裝
TW202331861A (zh) 半導體裝置和以開槽基板形成選擇性電磁干擾屏蔽的方法