TWI430338B - 使用定向剝離作用製造絕緣體上半導體結構之方法及裝置 - Google Patents

使用定向剝離作用製造絕緣體上半導體結構之方法及裝置 Download PDF

Info

Publication number
TWI430338B
TWI430338B TW098136605A TW98136605A TWI430338B TW I430338 B TWI430338 B TW I430338B TW 098136605 A TW098136605 A TW 098136605A TW 98136605 A TW98136605 A TW 98136605A TW I430338 B TWI430338 B TW I430338B
Authority
TW
Taiwan
Prior art keywords
semiconductor wafer
depth
donor semiconductor
weakened
weakened sheet
Prior art date
Application number
TW098136605A
Other languages
English (en)
Chinese (zh)
Other versions
TW201030815A (en
Inventor
Sarko Cherekdjian
Jeffrey Scott Cites
James Gregory Couillard
Richard Orr Maschmeyer
Michael John Moore
Alex Usenko
Original Assignee
Corning Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/290,384 external-priority patent/US8003491B2/en
Priority claimed from US12/290,362 external-priority patent/US7816225B2/en
Application filed by Corning Inc filed Critical Corning Inc
Publication of TW201030815A publication Critical patent/TW201030815A/zh
Application granted granted Critical
Publication of TWI430338B publication Critical patent/TWI430338B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/011Division of wafers or substrates to produce devices, each consisting of a single electric circuit element
    • H10D89/015Division of wafers or substrates to produce devices, each consisting of a single electric circuit element the wafers or substrates being other than semiconductor bodies, e.g. insulating bodies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Physical Vapour Deposition (AREA)
  • Recrystallisation Techniques (AREA)
TW098136605A 2008-10-30 2009-10-28 使用定向剝離作用製造絕緣體上半導體結構之方法及裝置 TWI430338B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/290,384 US8003491B2 (en) 2008-10-30 2008-10-30 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US12/290,362 US7816225B2 (en) 2008-10-30 2008-10-30 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation

Publications (2)

Publication Number Publication Date
TW201030815A TW201030815A (en) 2010-08-16
TWI430338B true TWI430338B (zh) 2014-03-11

Family

ID=41559616

Family Applications (2)

Application Number Title Priority Date Filing Date
TW098136605A TWI430338B (zh) 2008-10-30 2009-10-28 使用定向剝離作用製造絕緣體上半導體結構之方法及裝置
TW098136607A TWI451534B (zh) 2008-10-30 2009-10-28 使用定向剝離作用製造絕緣體上半導體結構之方法及裝置

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW098136607A TWI451534B (zh) 2008-10-30 2009-10-28 使用定向剝離作用製造絕緣體上半導體結構之方法及裝置

Country Status (6)

Country Link
EP (2) EP2359400A2 (enExample)
JP (2) JP5650653B2 (enExample)
KR (2) KR101568898B1 (enExample)
CN (2) CN102203933B (enExample)
TW (2) TWI430338B (enExample)
WO (2) WO2010059361A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5703853B2 (ja) * 2011-03-04 2015-04-22 信越半導体株式会社 貼り合わせウェーハの製造方法
FR3055063B1 (fr) * 2016-08-11 2018-08-31 Soitec Procede de transfert d'une couche utile
CN111834205B (zh) * 2020-07-07 2021-12-28 中国科学院上海微系统与信息技术研究所 一种异质半导体薄膜及其制备方法
CN114975765A (zh) * 2022-07-19 2022-08-30 济南晶正电子科技有限公司 复合单晶压电薄膜及其制备方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2714524B1 (fr) * 1993-12-23 1996-01-26 Commissariat Energie Atomique Procede de realisation d'une structure en relief sur un support en materiau semiconducteur
US6159825A (en) * 1997-05-12 2000-12-12 Silicon Genesis Corporation Controlled cleavage thin film separation process using a reusable substrate
MY118019A (en) * 1998-02-18 2004-08-30 Canon Kk Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof
JP3031904B2 (ja) * 1998-02-18 2000-04-10 キヤノン株式会社 複合部材とその分離方法、及びそれを利用した半導体基体の製造方法
US20010007790A1 (en) * 1998-06-23 2001-07-12 Henley Francois J. Pre-semiconductor process implant and post-process film separation
US6054370A (en) * 1998-06-30 2000-04-25 Intel Corporation Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer
FR2811807B1 (fr) * 2000-07-12 2003-07-04 Commissariat Energie Atomique Procede de decoupage d'un bloc de materiau et de formation d'un film mince
JP2002124652A (ja) * 2000-10-16 2002-04-26 Seiko Epson Corp 半導体基板の製造方法、半導体基板、電気光学装置並びに電子機器
FR2830983B1 (fr) * 2001-10-11 2004-05-14 Commissariat Energie Atomique Procede de fabrication de couches minces contenant des microcomposants
FR2847077B1 (fr) * 2002-11-12 2006-02-17 Soitec Silicon On Insulator Composants semi-conducteurs, et notamment de type soi mixtes, et procede de realisation
EP1429381B1 (en) * 2002-12-10 2011-07-06 S.O.I.Tec Silicon on Insulator Technologies A method for manufacturing a material compound
US7176528B2 (en) 2003-02-18 2007-02-13 Corning Incorporated Glass-based SOI structures
DE10318283A1 (de) * 2003-04-22 2004-11-25 Forschungszentrum Jülich GmbH Verfahren zur Herstellung einer verspannten Schicht auf einem Substrat und Schichtstruktur
US7148124B1 (en) * 2004-11-18 2006-12-12 Alexander Yuri Usenko Method for forming a fragile layer inside of a single crystalline substrate preferably for making silicon-on-insulator wafers
JP2006324051A (ja) * 2005-05-17 2006-11-30 Nissin Ion Equipment Co Ltd 荷電粒子ビーム照射方法および装置
JP4977999B2 (ja) * 2005-11-21 2012-07-18 株式会社Sumco 貼合せ基板の製造方法及びその方法で製造された貼合せ基板
US7691730B2 (en) * 2005-11-22 2010-04-06 Corning Incorporated Large area semiconductor on glass insulator

Also Published As

Publication number Publication date
EP2359400A2 (en) 2011-08-24
EP2356676A2 (en) 2011-08-17
JP2012507870A (ja) 2012-03-29
TW201036112A (en) 2010-10-01
WO2010059367A3 (en) 2010-08-05
CN102203934B (zh) 2014-02-12
KR101568898B1 (ko) 2015-11-12
WO2010059361A2 (en) 2010-05-27
JP5650653B2 (ja) 2015-01-07
CN102203934A (zh) 2011-09-28
CN102203933B (zh) 2015-12-02
TWI451534B (zh) 2014-09-01
TW201030815A (en) 2010-08-16
JP5650652B2 (ja) 2015-01-07
CN102203933A (zh) 2011-09-28
JP2012507868A (ja) 2012-03-29
WO2010059361A3 (en) 2010-08-12
WO2010059367A2 (en) 2010-05-27
KR20110081318A (ko) 2011-07-13
KR20110081881A (ko) 2011-07-14

Similar Documents

Publication Publication Date Title
US8338269B2 (en) Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US7579654B2 (en) Semiconductor on insulator structure made using radiation annealing
CN101027768B (zh) 根据避免气泡形成和限制粗糙度的条件来进行共注入步骤的薄层转移方法
US7601613B2 (en) Manufacturing method of bonded wafer
EP1792339A1 (en) Method for obtaining a thin layer by implementing co-implantation and subsequent implantation
CN110391137A (zh) 半导体晶圆减薄系统和相关方法
TWI430338B (zh) 使用定向剝離作用製造絕緣體上半導體結構之方法及裝置
US8003491B2 (en) Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
JP2012507870A5 (enExample)
US7799651B2 (en) Method of treating interface defects in a substrate
US6952269B2 (en) Apparatus and method for adiabatically heating a semiconductor surface
US8258043B2 (en) Manufacturing method of thin film semiconductor substrate
Direction c12) United States Patent
Huang et al. A nano-thick SOI fabrication method

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees