TWI422076B - 半導體裝置及半導體裝置之製造方法 - Google Patents
半導體裝置及半導體裝置之製造方法 Download PDFInfo
- Publication number
- TWI422076B TWI422076B TW099103472A TW99103472A TWI422076B TW I422076 B TWI422076 B TW I422076B TW 099103472 A TW099103472 A TW 099103472A TW 99103472 A TW99103472 A TW 99103472A TW I422076 B TWI422076 B TW I422076B
- Authority
- TW
- Taiwan
- Prior art keywords
- stop layer
- solder stop
- conductor arrangement
- upper side
- semiconductor device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 78
- 238000004519 manufacturing process Methods 0.000 title claims description 18
- 238000000034 method Methods 0.000 title description 4
- 239000004020 conductor Substances 0.000 claims description 105
- 229910000679 solder Inorganic materials 0.000 claims description 86
- 239000000463 material Substances 0.000 claims description 55
- 239000000126 substance Substances 0.000 claims description 22
- 229910052751 metal Inorganic materials 0.000 claims description 11
- 239000002184 metal Substances 0.000 claims description 11
- 230000005855 radiation Effects 0.000 claims description 5
- 239000004922 lacquer Substances 0.000 claims description 3
- 239000011265 semifinished product Substances 0.000 claims description 3
- 238000001035 drying Methods 0.000 claims description 2
- 230000005693 optoelectronics Effects 0.000 claims 3
- 239000010410 layer Substances 0.000 description 61
- 239000002131 composite material Substances 0.000 description 9
- 238000005520 cutting process Methods 0.000 description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- 239000003795 chemical substances by application Substances 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 239000008393 encapsulating agent Substances 0.000 description 4
- 238000005538 encapsulation Methods 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 239000003973 paint Substances 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 238000004080 punching Methods 0.000 description 3
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- MWPLVEDNUUSJAV-UHFFFAOYSA-N anthracene Chemical compound C1=CC=CC2=CC3=CC=CC=C3C=C21 MWPLVEDNUUSJAV-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 238000005304 joining Methods 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 229910052707 ruthenium Inorganic materials 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000005266 casting Methods 0.000 description 1
- 239000011247 coating layer Substances 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 210000003298 dental enamel Anatomy 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000007786 electrostatic charging Methods 0.000 description 1
- 150000002118 epoxides Chemical class 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 239000011499 joint compound Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000004848 polyfunctional curative Substances 0.000 description 1
- 238000007790 scraping Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 150000003505 terpenes Chemical class 0.000 description 1
- 235000007586 terpenes Nutrition 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49586—Insulating layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12043—Photo diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/483—Containers
- H01L33/486—Containers adapted for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/52—Encapsulations
- H01L33/54—Encapsulations having a particular shape
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Led Device Packages (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Description
本發明涉及一種半導體裝置及其製造方法。
在製造半導體裝置時,通常使用導線架。導線架由片形的金屬半成品構成,其中藉由沖製或蝕刻而將各別互相分離的導體區段預製成導線架的一部份,各個導體區段的至少一部份是與導線架的外部相連接。此概念「導線架」因此表示了:在稍後的時間點各別的導體區段將藉由沖製、蝕刻或切鋸而由導線架中分離出。通常使用銅片作為材料,以達成可靠的焊接接觸,其中銅片例如設有鎳層或金層。
在製造習知的半導體裝置時,通常有至少一個半導體晶片是與預設的導體區段形成機械上和電性上的連接。然後,晶片和每一導體區段之至少一部份以一種包封物質來包封。導體區段的至少一部份然後由該包封物質突出,以便將其配置在一電路板上或配置在另一己形成的接觸配置上。此種配置通常藉由焊接方法來作成。由於該包封物質通常以較小的黏附力而依附在導體區段之表面上,因而會產生間隙,且在將半導體裝置焊接在電路板上時流體介質會由於毛細現象的作用力而經過間隙,焊劑亦會侵入至該半導體裝置中。焊料將到達導線架的表面,這樣會使該處的表面受損。若對配置在該包封內部中的連結線形成一種不期望的接觸,則會由於龜裂而使該連結線受損。此種危險性特別是在使用矽樹脂作為該包封物質時會發生。
本發明的目的是提供一種半導體裝置及其製造方法,其能可靠地防止焊料侵入至該包封中。
上述目的藉由申請專利範圍獨立項中所提供的特徵來達成,其中進一步的有利佈置描述在申請專利範圍各附屬項中。藉由在導體配置上設置一種焊料中止層,該焊料中止層上固定著至少一半導體元件且可導電地與該焊料中止層相連接,該包封物質須覆蓋該半導體元件,使該半導體元件至少一部份位於該焊料中止層上,則可防止:焊料在一區域(其中該包封物質依附在該焊料中止層上)中侵入至該包封物質中,此乃因焊料將被該焊料中止層所阻止。
藉由將一凹口設置在該導體配置的內部中,則可製成一種平坦而緊密包封的半導體裝置。
若設置一焊料中止漆以作為該焊料中止層,則可在該包封物質和該導體配置之間形成強的黏附作用。
依據該半導體裝置之至少一實施形式,該導體配置具有互相面對的上側和下側。該上側和該下側分別按位置而由該焊料中止層所覆蓋。該焊料中止層因此在該導體配置之二個主側上延伸。較佳是在該上側上只施加一個或多個半導體元件。
依據該半導體裝置之至少一實施形式,該導體配置以多個部份來形成。例如,該導體配置包括至少二個各別的區段,其未藉由該導體配置之相連接的材料來連接。各區段之間的機械連接例如藉由一特殊之可透過輻射的包封物質來達成,該包封物質覆蓋該半導體元件和該導體配置的至少一部份。該導體配置的各區段在電性上較佳是互相隔開,經由該半導體元件本身而形成的電性連接已不需要。
依據該半導體裝置之至少一實施形式,該焊料中止層是唯一的一般互相連接的層,特別是與該導體配置的各區段之每一區段有關。
依據該半導體裝置之至少一實施形式,該導體配置具有多個連接區。各連接區用來設置該半導體元件且與該半導體元件形成電性接觸,且亦用來與該半導體裝置形成外部的電性接觸及/或機械接觸。用來形成外部接觸之連接區及用來與該半導體元件接觸的連接區較佳是位於該導體配置的互相面對的側面上。
依據該半導體裝置之至少一實施形式,至少一連接區(較佳是全部的連接區)完全以該焊料中止層來鑲邊。換言之,特別是在該導體配置之表面上在每一連接區的周圍都存在著該焊料中止層之材料的封閉路徑。此封閉路徑或鑲邊完全可位於該導體配置之一主側上。同樣,該封閉路徑亦可圍繞各連接區或一連接區而延伸或在該導體配置之上側和下側上延伸,該連接區因此亦可到達一正面上。
依據該半導體裝置之至少一實施形式,各連接區在該導體配置之下側上未由該包封物質所覆蓋。換言之,用來形成各連接區的材料未與該包封物質形成實際上的接觸。在下側上,在與連接區成垂直的方向中較佳是使該包封物質的材料未配置於各連接區之後。上側上的各連接區因此可完全由該包封物質所覆蓋。
依據該半導體裝置之至少一實施形式,該焊料中止層超過該導體配置之前側而延伸,其中該焊料中止層在橫切面觀看時依據位置而形成U形。前側是該導體配置之表面,其將該上側與下側相連接。換言之,前側之一部份或全部是由該焊料中止層所覆蓋或以該焊料中止層來塗佈。
此外,本發明提供一種半導體裝置的製造方法。藉由此一製造方法,特別是可製備一種與上述一個或多個實施形式有關的半導體裝置。此製造方法的特徵因此亦適用於該半導體裝置且反之亦然。
依據該製造方法之至少一實施形式,各連接區設有至少一個金屬層。此金屬層較佳是在施加該焊料中止層之後施加而成。在施加該金屬層時,該焊料中止層用作遮罩。特別是該焊料中止層形成電性絕緣且該金屬層例如以電鍍方式施加而成,其中該焊料中止層在施加該金屬層時保持著未被塗層的狀態。
依據該製造方法之至少一實施形式,該焊料中止層施加在該導體配置上且被結構化,然後被硬化及/或乾燥化。例如,該焊料中止層藉由噴濺、壓印、絲網印刷、前導式澆注或藉由軋輥塗佈法來施加而成。
依據該製造方法之至少一實施形式,該焊料中止層在硬化及/或乾燥之後完全保持在該導體配置上。完全保持在該導體配置上之意義是不排除:該焊料中止層之一些位於該導體配置之區域上的部份已去除,該導體配置同樣被去除,例如在由導線架或由導線架化合物中藉由切鋸來劃分該導體配置時去除該導體配置。
本發明以下將依據圖式中的實施例來詳述。
相同的、相同形式的或相同作用的元件在各圖式中設有相同的參考符號。所示的各元件和各元件之間的比例未必依比例繪出。反之,為了清楚及/或為了更容易了解之故,各圖式的一些元件已予以放大顯示。
第1圖顯示半導體裝置1之橫切面。於此,設有導體配置2,其由三個導體區段2a,2b和2c構成。各別的區段2a,2b和2c藉由狹縫8來隔開。在導體區段2b上使半導體元件3,例如發光二極體(亦稱為LED),固定在該導體配置2之上側20上之一連接區9中且藉由例如焊接而與該連接區9導電地相連接。發光二極體3經由一連結線4而與導體區段2a導電性地相連接。導體區段2b,2c能以單件形式來形成。
此外,在該導體配置2上施加一種焊料中止漆5以作為焊料中止層,且一種包封物質6包封著二極體3和該連結線4之連結化合物。須施加該包封物質6,使其在半導體裝置1之邊緣上緊靠在該焊料中止漆5上。於是,可使該包封物質6之固持力提高。
因此,該導體配置2可良好地焊接在電路板接觸區(此處未顯示)上,作為該導體配置2之原始材料用的銅片特別是以鎳、鈀和金來塗佈。同樣,亦能以銀來逐點地進行塗層,即,所謂銀點電鍍。
特別是當使用一種發光二極體(其需要透明的包封)作為半導體元件3時,可使用矽樹脂、環氧化物或矽樹脂-環氧化物-混合材料來作為包封物質6。因此,該包封物質6可在該導體配置2上找出一較佳的固持方式,如第1圓所示,該包封圍繞著該導體配置2之正面28而由上側20延伸至該導體配置2之一與半導體元件3相面對的下側25上,就像該焊料中止層5一樣。然而,該狹縫8完全由該焊料中止層5所覆蓋,使該包封物質6之材料未侵入至該狹縫8中。
如第1圖所示,由於該焊料中止層5亦施加在導體配置2之遠離該半導體元件3之下側25上,則可形成一種與該包封物質6之間足夠大的黏附力,以便在該包封物質6的邊緣上不會在該包封物質6和該導體配置2及/或該焊料中止層5之間形成開口。該焊料中止層5上該包封物質6之以每單位面積來計算的黏附力超過直接在該導體配置2上之包封物質6之黏附力,較佳是至少超過1.5倍,特別是至少超過2倍。
因此,第1圖中所包封的導體配置2能與電路板終端相焊接,導體配置3在與導體配置3之主延伸方向垂直的方向中在下側25上具有突出於該包封物質6之連接區9。連接區9藉由冷卻變形而形成,這樣可在導體配置2之上側20上形成多個與連接區9相面對的凹口7。然而,結構化亦可藉由蝕刻來達成。與第1圖所示不同的是,亦可使該包封物質6和連接區9在與導體配置3之主延伸方向垂直的方向中及/或在橫向中互相齊平。
第2圖中顯示另一實施例,其中該半導體配置1具有一平坦的導體配置2。本實施例中,該包封物質6只塗佈在單側上,使該上側20中只有一部份被該包封物質6所覆蓋且因此使下側25基本上未具有該包封物質6。例如,該下側25覆蓋該包封物質6及/或該焊料中止層5中之少於25%或少於10%的部份。
導體配置2之一些部份在橫向中於導體配置2之一邊緣上突出於該包封物質6上,以形成多個連接區9。本實施例中,該包封物質6進入至開口12中,該包封物質6因此固定在該導體配置2上。該包封物質6可完全穿過該狹縫8及/或各開口12且覆蓋該下側25之一部份,各開口12分別形成在導體區段2a,2b中。
第3圖顯示一種導線架複合物10,其中該導體配置10藉由沖製或切鋸沿著切割線11被拆開。第1圖所示的橫切面顯示沿著切割線A/A所形成的橫切面,圖3中只顯示該導線架複合物10而未具備半導體元件和該包封物質。若沿著該切割線11前進,則可確認該導體區段2a和2b大致上藉由沖製以沿著該切割線11而分開且藉由狹縫8而互相隔離。然而,區域2c和2b雖然被切離但仍另外經由各別的區段而互相連接。
現在,將描述第1圖和第2圖中所示的半導體配置1之製造方法的一例。此處使用第3圖所示之導線架2。於此,首先由一種片材料來沖製出或蝕刻出所示的狹縫8和開口12。該片材料包括銅或由銅構成且較佳是以鎳,鈀和金來塗層。此塗層可在該導線架複合物10形成之前或之後進行。此外,第1圖的區域7和9藉由冷卻變形或蝕刻而形成。
然後,在陰影區中塗佈一焊料中止漆,且因此形成該焊料中止層5。或是,該焊料中止層5亦可在塗佈該導線架複合物10之前形成。然後,該焊料中止層5之材料直接與該導線架複合物10之材料(例如,銅)相接觸。該焊料中止層5對銅之黏附力大於對該塗層(特別是金)之黏附力。特別是當該導線架複合物10具有後切部時,該焊料中止層5例如可藉由一種二側式絲網印刷法而由該導線架複合物10之二側施加而成。
然後,該半導體元件3在該導體區段2b中固定在凹口7中且與該區段2b可導電地相連接。然後,一種連結複合物藉由該連結線4而在導體區段2a中形成在該半導體配置3和該凹口7中。最後,塗佈該包封物質6。若沿著該切割線11以藉由分離、切鋸、蝕刻或切割而由第3圖所示的導線架複合物10切割出該半導體配置1,則該導體區段2a和2c不會瓦解,此乃因該二個區段經由該包封物質6而一起固定著。
若第1圖所示的半導體配置1是以連接區9而設定在一未顯示的電路上且予以焊接著,則該焊料中止層5可防止:焊料侵入至該包封物質下方,特別是可防止其侵入至該包封物質6和導線架2之間。此種侵入在未存在該焊料中止層5時會由於毛細力而增強。
其它有利的結果藉由使用該焊料中止漆而以下述方式來達成:當該包封物質6是透明時,選取該焊料中止漆所需之一特定的彩色,該彩色亦可決定該半導體配置1之彩色佈置。藉由黑色的焊料中止層5,則例如可使該半導體配置1所發出的輻射之對比(contrast)提高。藉由白色的焊料中止層5,則可使輻射由該包封物質6發出時的效率提高。該焊料中止層5亦可以是透明的或具有散射性。
第4圖所示的配置是第2圖之實施例的另一佈置方式。第4圖中該半導體元件3亦配置在導體區段2b上且經由該連結線4而與該導體區段2a導電性地相連接。一起形成該導體配置2時所用的三個區段、以及該區段2c都幾乎完全由該包封物質6所包圍著。如第4圖所示,只有各連接區9敞開著。或是,橫向中作為該導體配置2的邊界用的正面28亦可例如依據切割過程而未被該包封物質6所包圍著。
此處,較佳是在該導體配置2之不需與該半導體元件3接觸或不需形成外部接觸的所有面上施加該焊料中止層5,其用來將該包封物質6良好地黏附至該導體配置2上且可使焊劑不會侵入至該包封物質6和該導體配置2之間。或是,橫向中位於外部之正面28可未由該焊料中止層5所覆蓋,這與第4圖不同。
第5圖顯示另一實施例。此實施例中,該導體配置2具有一載體13且在二側具有連接區9和15。內部的連接區15設置了該半導體元件3(例如,LED)用的接觸墊以及連結墊,其上固定著來自該半導體元件3之連結線4。內部的連接區15藉由通道連接體14而導電性地與連接區9相連接。
載體13在本實施例中由塑料構成。原則上在正面28上該載體13在焊接各連接區9時可防止焊接材料之向上蠕變。然而,本實施例中該導體配置2在劃分時受到切鋸。在切鋸時各連接區9及/或15之導電材料到達各個正面28,這樣又會造成焊接材料將到達該包封物質6之危險性。因此,本實施例中有利的是:如上所述,特別是在該導體配置之正面28上方施加一種焊料中止層。此外,本實施例中該焊料中止層亦用來使該包封物質6較佳地固定在內部的連接區15上。
本實施例的製造方式類似於第1圖之實施例之製造方法。第6C圖顯示半導體裝置之另一實施例的俯視圖,且第6D圖顯示其底視圖。第6A圖和第6B圖分別顯示作為基礎的導線架或導線架複合物10之俯視圖和底視圖。
第6圖中未顯示該導體配置2之各別的導體區段,該包封物質同樣亦很少。每一導體配置2之上側20上存在二個連接區9,每一下側25上則分別存在三個連接區9。每一連接區9完全由該焊料中止層5所圍繞著。上側20上,在共同的第一連接區9上安裝半導體元件3和一保護組件17以對抗由於靜電充電所造成的損傷。該保護組件17同樣是一種發光二極體。
利用該上側20上的第二連接區9,則可對該半導體元件3或該保護組件17形成一種以該連結線4來達成的電性連接。連結線4例如藉由一種摩擦焊接法來固定。由於以該焊料中止層5來圍繞各連接區9,則各連結線4持續地受到保護使得不會與未顯示的焊料形成實際的接觸,該半導體配置1在該下側25上以焊料來固定在一未顯示的電路板上。因此,可防止該連結線4之碎裂或斷開。
在該半導體配置1之另一實施例中,如第7圖之切面圖所示,導體區段2b,2c經由該包封物質6a,6b,6c之多個位置而機械地與導體區段2a相連接。該包封物質6a,6b,6c以矽樹脂為主或含有矽樹脂且特別是含有一種或多種混合物,其形式為擴散劑、波長轉換用的轉換劑、濾波劑、提高導熱性或適應於熱膨脹係數用的物質及/或硬化劑。例如,直接圍繞該半導體元件3之包封物質6a附加了轉換劑,連續的包封物質6b用來吸收或反射紫外線輻射,且層形式的包封物質6c附加了一種硬化劑以使刮除強度提高。同樣,各包封物質6a,6b,6c能以互不相同的材料來製成。該包封物質6a在橫向中基本上被限制在各連接區9上。該包封物質6b,6c覆蓋整個上側20。
第8A圖顯示導線架之另一實施例之俯視圖且第8B圖顯示其底視圖。在上側20上形成多個連接區9b,其中在上側20上分別有多個連接區9b組合成下側25上唯一之對應的連接區9b。特別是為了標示一未顯示的電路板上之安裝方向,該下側25上之連接區9a例如具有彩色的標示,其形式是該連接區9a中該焊料中止層5中所示之凹陷95,請參閱第6D圖。各分割線11分別橫越多個經由導線架之缺口或開口。
本發明當然不限於依據各實施例所作的描述。反之,本發明包含每一新的特徵和各特徵的每一種組合,特別是包含各申請專利範圍或不同實施例之各別特徵之每一種組合,本身未明顯地顯示在各申請專利範圍中或各實施例中之相關的特徵或相關的組合亦屬本發明。
本專利申請案主張德國專利申請案10 2009 008 738.9之優先權,其透過引用於此揭示整個內容。
1...半導體裝置
2...導體配置
2a至2c...導體區段
3...半導體元件
4...可導電的連接元件
5...焊料中止層
6...包封物質
7...凹口
8...狹縫
9...連接區
10...導線架
11...分割線
12...開口
13...載體
14...通道連接體
15...內部的連接區
16...金屬層
17...ESD-保護組件
18...接合件
20...導體配置的上側
25...導體配置的下側
28...導體配置的前側
95...連接區中該焊料中止層之凹陷
第1、2、4至7圖顯示此處所示的半導體裝置之實施例。
第3圖和第8圖顯示一導線架。
1...半導體裝置
2a~2c...導體區段
3...半導體元件
4...可導電的連接元件
5...焊料中止層
6...包封物質
7...凹口
8...狹縫
9...連接區
20...導體配置的上側
25...導體配置的下側
28...導體配置的前側
Claims (15)
- 一種半導體裝置(1),包括:- 至少一由金屬片狀之半成品製成的導體配置(2),其具有一上側(20)和一與該上側(20)相面對的下側(25),其中該導體配置(2)具有至少二個分別互相電性絕緣之區段(2a,2b,2c),- 至少一焊料中止層(5),其分別覆蓋該上側(20)和該下側(25)的一部份,該上側(20)和該下側(25)的至少一些未由該焊料中止層(5)所覆蓋的部份區域形成電性連接區(9),- 一光電半導體元件(3),其在該導體配置(2)的上側(20)上固定在至少一連接區(9)上且與該導體配置(2)形成可導電的連接,該光電半導體元件(3)施加在其中一區段(2b)上且經由導電性的連接元件(4)而與至少另一區段(2a,2c)可導電地相連接,以及- 一可透過輻射的包封物質(6),其至少施加在該導體配置(2)之上側(20)上,其中該包封物質(6)覆蓋該半導體元件(3)且至少一部份位於該焊料中止層(5)上以及在所述區段(2a,2b,2c)之間經由該包封物質(6)而形成一種機械式連接,且各連接區(9)分別完全以該焊料中止層(5)作為邊緣。
- 如申請專利範圍第1項之半導體裝置(1),其中該導體配置(2)至少具有一凹口(7),其中固定著該半導體元件(3)。
- 如申請專利範圍第1或2項之半導體裝置(1),其中該下側(25)之連接區(9)未由該包封物質(6)所覆蓋。
- 如申請專利範圍第1或2項之半導體裝置(1),其中在該導體配置(2)之一表面上在每一連接區(9)之周圍都存在著該焊料中止層(5)之材料的一封閉路徑,該封閉路徑完全位於該導體配置(2)之該上側(20)上和該下側(25)上。
- 如申請專利範圍第4項之半導體裝置(1),其中該下側(25)由至少二個區段(2a,2b,2c)藉由一狹縫(8)而互相隔開。
- 如申請專利範圍第1或2項之半導體裝置(1),其中該下側(25)由該包封物質(6)和該焊料中止層(5)所覆蓋的部份小於10%。
- 如申請專利範圍第1或2項之半導體裝置(1),其中該焊料中止層(5)至少在位置上形成為U-形的橫切面,使該焊料中止層(5)越過該導體配置(2)之前側(28)而延伸且形成連續的層而由上側(20)到達下側(25)。
- 如申請專利範圍第1或2項之半導體裝置(1),其中該焊料中止層(5)由焊料中止漆構成。
- 如申請專利範圍第1或2項之半導體裝置(1),其中在該上側(20)和該下側(25)上具有至少二個連接區(9)。
- 如申請專利範圍第1或2項之半導體裝置(1),其中該連接元件(4)是一種連結線(4)。
- 如申請專利範圍第1或2項之半導體裝置(1),其中至少一個半導體元件(3)是發光二極體、雷射二極體或光二極 體。
- 一種如申請專利範圍第1項所述之半導體裝置(1)的製造方法,包括:- 使用一導體配置(2),其具有一上側(20)和一與該上側(20)相面對的下側(25),- 在該導體配置(2)之該上側(20)和該下側(25)上的至少一部份上塗佈至少一焊料中止層(5),該上側(20)和該下側(25)的至少一些未由該焊料中止層(5)所覆蓋的部份區域形成電性連接區(9),- 在該導體配置(2)的上側(20)上將一光電半導體元件(3)配置在一連接區(9)上且與該導體配置(2)形成可導電的連接,以及- 藉由一包封物質(6),使該半導體元件(3)包封在該導體配置(2)上,其中該包封物質(6)至少一部份是與該焊料中止層(5)形成機械式接觸,各連接區(9)分別完全以該焊料中止層(5)作為邊緣。
- 如申請專利範圍第12項之製造方法,其中該導體配置(2)製作成片狀金屬半成品之一部份,且在該導體配置(2)由該半成品分離出來之前施加該焊料中止層(5)。
- 如申請專利範圍第12或13項之製造方法,其中在施加該焊料中止層(5)之後各連接區(9)分別設有至少一金屬層(16),其中該上側(20)和該下側(25)之由該焊料中止層(5)所覆蓋的區域保持著未由該金屬層(16)所覆蓋。
- 如申請專利範圍第12或13項之製造方法,其中施加該 焊料中止層(5)而予以結構化且隨後予以硬化及/或乾燥化,其中在硬化或乾燥化之後該焊料中止層(5)完全保持在該導體配置(2)之上側(20)和下側(25)上。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102009008738A DE102009008738A1 (de) | 2009-02-12 | 2009-02-12 | Halbleiteranordnung und Verfahren zum Herstellen einer Halbleiteranordnung |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201112458A TW201112458A (en) | 2011-04-01 |
TWI422076B true TWI422076B (zh) | 2014-01-01 |
Family
ID=42091769
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW099103472A TWI422076B (zh) | 2009-02-12 | 2010-02-05 | 半導體裝置及半導體裝置之製造方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US8710609B2 (zh) |
EP (1) | EP2396832B1 (zh) |
JP (1) | JP5385411B2 (zh) |
KR (1) | KR101616153B1 (zh) |
CN (1) | CN102318090B (zh) |
DE (1) | DE102009008738A1 (zh) |
TW (1) | TWI422076B (zh) |
WO (1) | WO2010091967A1 (zh) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102010026344A1 (de) * | 2010-07-07 | 2012-01-12 | Osram Opto Semiconductors Gmbh | Leuchtdiode |
DE102010027313A1 (de) * | 2010-07-16 | 2012-01-19 | Osram Opto Semiconductors Gmbh | Trägervorrichtung für einen Halbleiterchip, elektronisches Bauelement mit einer Trägervorrichtung und optoelektronisches Bauelement mit einer Trägervorrichtung |
JP5652175B2 (ja) * | 2010-12-08 | 2015-01-14 | 日亜化学工業株式会社 | 発光装置及びその製造方法 |
JP5817297B2 (ja) * | 2011-06-03 | 2015-11-18 | 東芝ライテック株式会社 | 発光装置及び照明装置 |
US9397274B2 (en) * | 2011-08-24 | 2016-07-19 | Lg Innotek Co., Ltd. | Light emitting device package |
KR101849712B1 (ko) * | 2011-09-02 | 2018-04-17 | 엘지이노텍 주식회사 | 발광소자 패키지, 백라이트 유닛 및 영상표시장치 |
US8803326B2 (en) * | 2011-11-15 | 2014-08-12 | Xintec Inc. | Chip package |
US20130307013A1 (en) * | 2012-05-15 | 2013-11-21 | Avago Technlogies Ecbu Ip (Singapore) Pte. Ltd. | Light emitting device with dark layer |
JP2015115432A (ja) * | 2013-12-11 | 2015-06-22 | ローム株式会社 | 半導体装置 |
DE102014104819A1 (de) * | 2014-03-26 | 2015-10-01 | Heraeus Deutschland GmbH & Co. KG | Träger und/oder Clip für Halbleiterelemente, Halbleiterbauelement und Verfahren zur Herstellung |
JP2017157593A (ja) * | 2016-02-29 | 2017-09-07 | 三星電子株式会社Samsung Electronics Co.,Ltd. | 発光ダイオード、発光ダイオードの製造方法、発光ダイオード表示装置及び発光ダイオード表示装置の製造方法 |
DE102016124373A1 (de) * | 2016-12-14 | 2018-06-14 | Osram Opto Semiconductors Gmbh | Strahlungsemittierende Vorrichtung, Pixelmodul, und Verfahren zur Herstellung einer strahlungsemittierenden Vorrichtung |
DE102017105235B4 (de) | 2017-03-13 | 2022-06-02 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Bauelement mit Verstärkungsschicht und Verfahren zur Herstellung eines Bauelements |
JP7004397B2 (ja) * | 2017-06-09 | 2022-01-21 | ローム株式会社 | 光学装置 |
DE102018128109A1 (de) * | 2018-11-09 | 2020-05-14 | Infineon Technologies Ag | Ein clip mit einem diebefestigungsabschnitt, der konfiguriert ist, um das entfernen von hohlräumen beim löten zu fördern |
US10923436B2 (en) * | 2019-03-25 | 2021-02-16 | Qualcomm Incorporated | Techniques for thermal matching of integrated circuits |
IT201900009501A1 (it) * | 2019-06-19 | 2020-12-19 | St Microelectronics Srl | Procedimento di die attachment per dispositivi a semiconduttore e dispositivo a semiconduttore corrispondente |
CN116435201B (zh) * | 2023-06-12 | 2023-09-12 | 四川遂宁市利普芯微电子有限公司 | 一种塑封封装方法以及器件封装结构 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW389972B (en) * | 1997-08-25 | 2000-05-11 | Motorola Inc | Semiconductor device and method of manufacture |
TW200629596A (en) * | 2004-09-16 | 2006-08-16 | Hitachi Aic Inc | Reflector for led and led device |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2531382B2 (ja) * | 1994-05-26 | 1996-09-04 | 日本電気株式会社 | ボ―ルグリッドアレイ半導体装置およびその製造方法 |
JP3115807B2 (ja) * | 1995-08-25 | 2000-12-11 | 株式会社三井ハイテック | 半導体装置 |
US6667541B1 (en) * | 1998-10-21 | 2003-12-23 | Matsushita Electric Industrial Co., Ltd. | Terminal land frame and method for manufacturing the same |
EP1059678A2 (en) * | 1999-06-09 | 2000-12-13 | Sanyo Electric Co., Ltd. | Hybrid integrated circuit device |
JP2001094026A (ja) * | 1999-09-22 | 2001-04-06 | Toshiba Corp | リードフレーム及びその製造方法 |
EP1153792A1 (de) | 2000-05-09 | 2001-11-14 | SIDLER GMBH & CO | Leuchtenanordnung mit mehreren LED's |
JP2002026198A (ja) * | 2000-07-04 | 2002-01-25 | Nec Corp | 半導体装置及びその製造方法 |
TW473951B (en) * | 2001-01-17 | 2002-01-21 | Siliconware Precision Industries Co Ltd | Non-leaded quad flat image sensor package |
US6649832B1 (en) * | 2001-08-31 | 2003-11-18 | Cypress Semiconductor Corporation | Apparatus and method for coupling with components in a surface mount package |
JP2003110058A (ja) * | 2001-10-01 | 2003-04-11 | Dainippon Printing Co Ltd | 半導体パッケージ及びその製造方法体装置用回路部材 |
CN1323441C (zh) * | 2001-10-12 | 2007-06-27 | 日亚化学工业株式会社 | 发光装置及其制造方法 |
EP1357595A1 (en) * | 2002-04-22 | 2003-10-29 | Scientek Corporation | Ball grid array semiconductor package with resin coated core |
JP5068075B2 (ja) | 2003-10-15 | 2012-11-07 | 奇美電子股▲ふん▼有限公司 | 電子デバイス及びその製造方法 |
KR100674871B1 (ko) * | 2005-06-01 | 2007-01-30 | 삼성전기주식회사 | 측면 발광형 엘이디 패키지 및 그 제조 방법 |
TW200707768A (en) * | 2005-08-15 | 2007-02-16 | Silicon Touch Tech Inc | Sensing apparatus capable of easily selecting the light-sensing curve |
JP4049186B2 (ja) * | 2006-01-26 | 2008-02-20 | ソニー株式会社 | 光源装置 |
JP5232369B2 (ja) * | 2006-02-03 | 2013-07-10 | 日立化成株式会社 | 光半導体素子搭載用パッケージ基板の製造方法およびこれを用いた光半導体装置の製造方法 |
JP2007324205A (ja) * | 2006-05-30 | 2007-12-13 | Toyoda Gosei Co Ltd | 発光装置 |
JP2008140646A (ja) * | 2006-12-01 | 2008-06-19 | Sony Corp | バックライト装置及び液晶表示装置 |
JP5089212B2 (ja) * | 2007-03-23 | 2012-12-05 | シャープ株式会社 | 発光装置およびそれを用いたledランプ、発光装置の製造方法 |
JP2008282917A (ja) * | 2007-05-09 | 2008-11-20 | C I Kasei Co Ltd | 発光装置および発光装置を作製する基板用リードフレーム |
-
2009
- 2009-02-12 DE DE102009008738A patent/DE102009008738A1/de not_active Withdrawn
-
2010
- 2010-01-29 US US13/127,623 patent/US8710609B2/en not_active Expired - Fee Related
- 2010-01-29 EP EP10701548.9A patent/EP2396832B1/de not_active Not-in-force
- 2010-01-29 WO PCT/EP2010/051116 patent/WO2010091967A1/de active Application Filing
- 2010-01-29 KR KR1020117021181A patent/KR101616153B1/ko not_active IP Right Cessation
- 2010-01-29 JP JP2011549511A patent/JP5385411B2/ja not_active Expired - Fee Related
- 2010-01-29 CN CN201080007536.6A patent/CN102318090B/zh not_active Expired - Fee Related
- 2010-02-05 TW TW099103472A patent/TWI422076B/zh not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW389972B (en) * | 1997-08-25 | 2000-05-11 | Motorola Inc | Semiconductor device and method of manufacture |
TW200629596A (en) * | 2004-09-16 | 2006-08-16 | Hitachi Aic Inc | Reflector for led and led device |
Also Published As
Publication number | Publication date |
---|---|
CN102318090B (zh) | 2015-04-08 |
KR101616153B1 (ko) | 2016-04-27 |
WO2010091967A1 (de) | 2010-08-19 |
TW201112458A (en) | 2011-04-01 |
JP5385411B2 (ja) | 2014-01-08 |
JP2012517709A (ja) | 2012-08-02 |
CN102318090A (zh) | 2012-01-11 |
US8710609B2 (en) | 2014-04-29 |
EP2396832A1 (de) | 2011-12-21 |
US20110303945A1 (en) | 2011-12-15 |
DE102009008738A1 (de) | 2010-08-19 |
EP2396832B1 (de) | 2016-03-30 |
KR20110127199A (ko) | 2011-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI422076B (zh) | 半導體裝置及半導體裝置之製造方法 | |
US8853841B2 (en) | Lead frame which includes terminal portion having through groove covered by lid portion, semiconductor package, and manufacturing method of the same | |
JP5802695B2 (ja) | 半導体装置、半導体装置の製造方法 | |
CN106449556B (zh) | 具有散热结构及电磁干扰屏蔽的半导体封装件 | |
US10930581B2 (en) | Semiconductor package with wettable flank | |
US7268436B2 (en) | Electronic device with cavity and a method for producing the same | |
US6841854B2 (en) | Semiconductor device | |
TWI421998B (zh) | Semiconductor device, lead frame and semiconductor device manufacturing method | |
TWI491081B (zh) | 可表面安裝之光電組件及可表面安裝之光電組件之製造方法 | |
US6846704B2 (en) | Semiconductor package and method for manufacturing the same | |
JP4860939B2 (ja) | 半導体装置 | |
EP1684345B1 (en) | Surface mount semiconductor device | |
US7504735B2 (en) | Manufacturing method of resin-molding type semiconductor device, and wiring board therefor | |
KR20150032493A (ko) | 반도체 장치 및 그 제조 방법 | |
JP2013197209A (ja) | 半導体装置及びその製造方法 | |
CN116210095A (zh) | 光电子半导体器件和制造方法 | |
US10886145B2 (en) | Production of a multi-chip component | |
KR102459651B1 (ko) | 발광 소자 패키지 및 이의 제조 방법 | |
CN117413370A (zh) | 光电半导体部件及面板 | |
TW201448286A (zh) | 發光二極體封裝結構及其製造方法 | |
TW201712904A (zh) | 半導體晶片 | |
JP2013012567A (ja) | 半導体装置 | |
KR100956206B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
JP2009158825A (ja) | 半導体装置 | |
JP4051379B2 (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |