TWI390500B - 顯示視頻資料的處理器與方法 - Google Patents

顯示視頻資料的處理器與方法 Download PDF

Info

Publication number
TWI390500B
TWI390500B TW093128281A TW93128281A TWI390500B TW I390500 B TWI390500 B TW I390500B TW 093128281 A TW093128281 A TW 093128281A TW 93128281 A TW93128281 A TW 93128281A TW I390500 B TWI390500 B TW I390500B
Authority
TW
Taiwan
Prior art keywords
video
memory
display
unit
video data
Prior art date
Application number
TW093128281A
Other languages
English (en)
Other versions
TW200523868A (en
Inventor
Osamu Kobayashi
Original Assignee
Genesis Microchip Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Genesis Microchip Inc filed Critical Genesis Microchip Inc
Publication of TW200523868A publication Critical patent/TW200523868A/zh
Application granted granted Critical
Publication of TWI390500B publication Critical patent/TWI390500B/zh

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/12Systems in which the television signal is transmitted via one channel or a plurality of parallel channels, the bandwidth of each channel being less than the bandwidth of the television signal
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006Details of the interface to the display terminal
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/027Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/021Power management, e.g. power saving
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00Aspects of data communication
    • G09G2370/04Exchange of auxiliary data, i.e. other than image data, between monitor and graphics controller
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/06Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using colour palettes, e.g. look-up tables
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39Control of the bit-mapped memory
    • G09G5/395Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Transforming Electric Information Into Light Information (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Details Of Television Systems (AREA)
  • Digital Computer Display Output (AREA)

Description

顯示視頻資料的處理器與方法
本發明係關於顯示裝置。更詳而言之,本發明係關於一種用以驅動液晶顯示器驅動電子裝置之方法及裝置。
直至最近,幾乎所有電視仍利用陰極射極線管(或CRT)顯示影像。為使影像顯示於整個螢幕上,電視內部之電子電路利用磁偏流線圈(一將電子束由左往右移動之水平偏流線圈及一將電子束由上往下移動之垂直偏流線圈)而以一「掃瞄掃描」模型移動電子束於螢幕上。第1圖所示為一傳統CRT上的掃瞄掃描模型100,其中一電子束在螢幕上由左至右102a塗佈以一線,接著快速移回至左側104,並再連續稍往下移動之方式塗佈以另一水平線102b。當電子束抵達最下一條線107之右側時,其往回移至螢幕的左上角,如線106所指者。當電子束在塗佈線102時,其處於開啟狀態;當其在折返線104時,其處於關閉狀態,因此不會在螢幕上留下任何跡。水平折返一詞用以指電子束在掃至每一線的末端時移回至左側,而垂直折返一詞則指其自掃瞄掃描模型106之底部移回至頂部。
為顯示影像於一CRT顯示螢幕上,每一影像皆以一序列視框之形式傳送,且每一視框皆包含多條水平掃描線。就典型而言,時間參考訊號提供用以將視頻訊號切割成水平掃描線及視框,其中該等參考訊號包含一VSYNC訊 號及一HSYNC訊號,該VSYNS訊號指出一視框之起始處,該HSYNC訊號則指出一下一來源掃描線之起始處。以此方式為之,影像被切割成多數點,其中每一點皆顯示成一像素,該等像素各具有一對應像素時脈,該對應像素時脈明定像素產生的速率(該速度以每秒之像素數表示)。因此,為自CPU及DVD播放裝置等視頻源顯示視頻資料,視頻資料為一傳統視頻處理單元(VPU)所處理,以將進入之視頻資料(原始格式者)以一時脈速率轉換成一視頻顯示格式的視頻資料,其中該時脈速率由一資料暫存用的記憶單元決定。
接著,一CRT控制器單元將該顯示格式視頻資料藉加以時脈及控制訊號(如Hsync及Vsync)轉換至相容的顯示時序,不管該顯示單元為CRT類顯示器或LCD等固定像素顯示器皆然。以此方式為之時,僅藉假設該顯示需要者為CRT類型訊號,CRT控制器單元即得將讀自視頻源之視頻資料轉換至一像素時脈速率Φpixel 上。因此,若視頻訊號嚴守CRT訊號型式,則輸入之視頻訊號自一原始視頻時脈Φnative 上轉換成一像素時脈Φpixel 上,並接著以一連結速率LR送至該顯示單元,其中該連結速率LR必須大於像素時脈Φpixel 。在該顯示器上,視頻訊號必須接著再以一像素時脈產生器加以處理,藉以使該等視頻資料得受正確顯示。
因此,即使像素時脈速率不具任何意義之時(如用於LCD等固定像素之顯示器時),傳統視頻處理器仍要求一 CRT控制器單元強迫使不顯示於CRT類型顯示器上之視頻訊號符合傳統CRT訊號之需求。
因此,對於非CRT類型之顯示器而言,其需要有一不執行CRT訊號需求之視頻處理器的提出。
所提出者為一種適於為液晶顯示器(LCD)等數位顯示器所執行之視頻處理器架構,該視頻處理器架構以方法、裝置及系統之方式體現,用以提供一與記憶體時脈速率直接相關且與像素速率無關的視頻訊號。
本發明揭示一種在一視頻處理單元中以一與一像素時脈速率無關之時脈速率提供一視頻資料流的方法,其包含下列步驟:自一視頻源以一原始時脈速率接收原始視頻資料,儲存該等視頻資料於一記憶單元中,以一記憶體時脈速率讀取該等視頻資料之經選擇部份,掃瞄該等經選擇之視頻資料,包封該等經掃瞄之視頻資料及藉由一連結並以一連結速率傳送該等經包封之視頻資料至一顯示單元,其中該連結速率與該記憶體時脈速率直接相關。
在另一實施例中,所揭示者為一種用以經由一連結顯示視頻資料於一非CRT類型顯示單元上的視頻處理器,其中該非CRT類型顯示單元與該視頻處理器相耦接。該視頻處理器包含一視頻記憶單元及一視頻封包傳送單元,其中該市施訊記憶單元具有一相關記憶體時脈速率,該視頻封包傳送單元用以將該等視頻資料傳送至該非CRT類 型顯示器,其中該傳送動作係藉將該等視頻資料以視頻資料封包之形式、並以一與該記憶體時脈速率Φmemory 直接相關之連結速率傳送的方式為之,以使該視頻處理器不需一CRT控制器單元之存在。
在又另一實施例中,所揭示者為一種用以提供視頻資料至一顯示單元之可加配置視頻處理器,其中該視頻單元與該可加配置視頻處理器相耦接。該視頻處理器包含一CRTC電路、一可選擇CRT控制器電路及一掃瞄引擎,其中該可選擇CRT控制器電路與該CRTC電路及該掃瞄引擎相耦接。此外,該處理器亦包含一顯示質問單元,與該顯示單元及該可選擇CRT控制器電路相耦接,用以判知對應該顯示單元之一顯示器的類型,其中該顯示質問單元在該顯示器類型為一非CRT類型者時送出一第一訊號至該可選擇CRT控制器電路以將該CRTC電路關閉(若該CRTC電路處於致能狀態),以使該可顯示視頻資料被直接自該掃瞄引擎送至該顯示單元,且該顯示質問單元並在該顯示器類型為一CRT類型者時送出一第二訊號至該可選擇CRT控制器電路以致能該CRTC電路(若該CRTC電路處於非致能狀態),以使該可顯示視頻資料在經由該連結送至該顯示單元之前先受該CRTC電路的處理。
下文將對本發明藉較佳實施例進行詳細說明,請自行參閱所附圖式之配合說明。雖然本發明以較佳實施例加以 說明,但本發明所包含非僅該等實施例,任何基與本發明之精神範圍所為之修改及變更皆當包含於內,本發明之精神範圍定義如後附之申請專利範圍一節中。
直至最近,幾乎所有電視仍利用陰極射極線管(或CRT)顯示影像,為使影像顯示於整個螢幕上,電視內部之電子電路使用磁偏流線圈(一將電子束由左往右移動之水平偏流線圈及一將電子束由上往下移動之垂直偏流線圈)而以一「掃瞄掃描」模型移動電子束於螢幕上。
為自CPU及DVD播放裝置等視頻源顯示視頻資料,視頻源以一原始時脈速率Φnative 提供的視頻資料為一傳統視頻處理單元(VPU)所處理,即將該等視頻資料儲存至一視頻記一單元中,直至其被以一記憶體時脈速率Φmemory 自該記憶單元中讀出;該等視頻資料亦為一掃瞄引擎所處理,即將該等視頻資料原始格式轉換成一具有可顯示格式之視頻訊號,其中可顯示格式係依影像所賴以顯示之顯示單元的特性而定。
接著,一CRT控制器單元將該顯示格式視頻資料利用顯示時序將乾等視頻資料加以轉換,即藉加以時脈及控制訊號(如Hsync及Vsync)之方式加以轉換,不管該顯示單元為一CRT類顯示器或LCD等固定像素顯示器皆然。以此方式為之時,僅藉假設該顯示需要者為CRT類型訊號,CRT控制器單元即得將以一記憶體時脈速率Φmemory讀自記憶單元之視頻資料轉換至一像素時脈速率Φpixel 上。一旦CRT控制器單元已加入CRT類型控制 及時序訊號,則視頻訊號接著經由一連結以一連結速率LR送至顯示單元。因此,即便像素時脈速率不具任何意義之時(如用於LCD等固定像素之顯示器時),傳統視頻處理器仍要求一CRT控制器單元強迫使不顯示於CRT類型顯示器上之視頻訊號符合傳統CRT訊號之需求。
因此,本發明描述一種在液晶顯示器等非CRT類型顯示器上顯示影像時不需執行CRT訊號需求的方法、系統及裝置。更詳而言之,本發明之視頻處理器不迫使視頻訊號符合像素時脈之所求,其藉以一直接與記憶體時脈速率相關之連結速率傳送視頻資料封包中視頻資料的方式保留其記憶體時脈速率。以此方式為之,本發明之視頻處理器在以所述方式連結之顯示單元非為CRT類型顯示器時不需一CRT控制器單元之存在。在某些實施例中,本發明之處理專為固定像素顯示器所用,因此完全不需CRT控制器及相關電路的存在。但在某些實施例中,為使與所有可能的顯示環境皆相容,該視頻處理器包含以一可選擇CRT控制器電路。CRT控制器及相關電路之選擇(或轍選)係基於一詢問動作而定,即於一起始階段時時詢問該所用顯示器之屬性,因此該視頻處理器會詢問該所用顯示器究為一CRT類型顯示器否。
下文中,本發明將以一代表性LCD面板為例說明之,不過LCD、電漿及數位光源處理類顯示器等任意數位固定像素顯示器皆適於使用本發明,因此下述說明不代表本發明僅得用於LCD顯示面板上。此外本發明亦相當適於 與任意封包式視頻顯示介面共用,如Kobayashi於2003年12月3日所提申之美國專利申請案No.10/726,794「封包式視頻顯示介面及其使用方法(PACKET BASED VIDEO DISPLAY INTERACE AND METHODS OF USED THEREOF)」及美國專利申請案No.「以封包傳送方式所為之液晶顯示面板驅動電子裝置的驅動(USING PACKET TRANSFER FOR DRIVING LCD PANEL DRIVER ELECTRONICS)」中所述之封包式視頻顯示介面,該兩專利申請案以參考方式併入本案中。
因此,第2圖即顯示本發明一實施例中的一視頻處理單元(VPU)200範例。該VPU 200包含一介面202,該介面202耦接至一CPU、DVD播放器等能以一原始時脈速率Φnative 及一原始視頻格式提供一視頻訊號V1 的視頻源(未顯示)。該視頻源可包含一數位影像(即靜態或數位視頻)源及(或)一類比影像(即靜態或類比視頻)源之一者或二者,因此視頻源提供各種具各不同格式數目及種類的不同視頻訊號,如複合視頻、串列數位、平行數位、RGB或消費性數位視頻訊號。當視頻源包含類比電視、靜態照相機、類比VCR、DVD播放器、雷射影碟播放機、TV調諧器、機上盒(具衛星DSS或有線訊號等類比視頻源)時,視頻訊號可為一類比視頻訊號。此外,該訊號源亦可包含數位電視(DTV)及數位靜態照相機等數位影像源,其中該等數位訊號可具有任意數目及種類之已知數位格式,如SMPTE 274M-1995(解析度為1920×1080, 漸進式或間隔式掃描方式)、SMPTE 296M-1997(解析度為1280×720,漸進式掃描方式)及標準480前進式掃描視頻等格式。
該等視頻資料V1在一經接收後即被儲存(藉一寫入或修改動作之方式為之)至一視頻記憶單元204中,其中視頻記憶單元204耦接至一對應該將被顯示之視頻窗之記憶空間位置的介面202。在多數情況中,記憶單元204之大小足以儲存至少一整個視框的視頻資料。為使記憶單元204中所存視頻資料得受顯示,視頻資料V1 之經選擇部份被自記憶體204以一記憶體時脈速率Φmemory 讀出,並為一掃瞄引擎206所處理,即掃瞄引擎206將視頻資料原始格式轉換成一具一可顯示格式之視頻訊號V2 ,其中該可顯示格式端視顯示單元208之特性而定。舉例而言,若原始格式為8位元視頻資料、且顯示單元208需要24位元之視頻資料時,掃瞄引擎206在轉換過程中具有選擇使用一色彩查對表(CLUT)210之權力。
一旦視頻訊號V2顯示於顯示單元208上所需之格式化動作正確完成後,一封包器212將該視頻訊號V2封包成多數個構成一資料流215之資料封包214,資料流215經由一連結216以一傳輸速率傳輸至顯示器208,其中該傳輸速率被稱為一連結速率LR,並與記憶體時脈速率Φmemory 直接相關(即LR=α×Φmemory )而與原始流速率Φnative 無關。在上述實施例中,連結216之速度或連結速率可設定成包含多數個邏輯資料通道(未顯示),以經調 整而補償連結條件。舉例而言,當每一通道速度為2.5Gbps時,連結216可支援SXGA 60Hz且每一像素18位元之色彩深度的訊號傳輸於一單一通道上。另當特別提出的是,通道數目之減少不僅可降低連結之成本,其亦可降低功率消耗,而功率之降低對於可攜式裝置等功率感測應用領域是相當重要且需要的。不過,若將通道數增至四,則連結216可在不進行資料壓縮之條件下支援WQSXGA(3200×2048之影像解析度)且每一像素之色彩深度為18位元或在60Hz時色彩深度為18位元之QSXGA(2560×2048)。即使每一通道處於最低速率1.0Gbps時,支援一為經壓縮之HDTV(即1080i或720p)資料流所需之通道亦僅為二。
不過,連結216之頻寬應大於所有傳輸於連結216上之資料流的總頻寬,此時資料封包214為一正確設定之顯示器208所接收及適當處理,以下將舉一例說明之,該例中不需在VPU 200或顯示器208之一者處產生一像素時脈。在一實施例中,VPU 200可選擇性包含一開關,且該開關一CRT控制器單元耦接,其中該CRT控制器單元只在該顯示器為一CRT類型顯示器時提供所需之CRT控制訊號及時序。以此方式為之,VPU可用以任意種類之顯示器中。
第3圖所示為一適於與VPU 200共用之LCD顯示器300範例,故該LCD顯示器300包含一具有多數個圖像元素(像素)304之LCD面板302,該等像素以一矩陣形式 排列並經由複數條資料線308及複數條閘極線310連接至一資料驅動器306。在上述實施例中,該等像素304為複數個薄膜電晶體(TFT)312之形式出現,並連接於該等資料線308及閘極線310之間。在實際動作時,資料閂鎖313之每一者中存有視頻資料,並經由資料線308輸出數位資料訊號至一相關數位至類比轉換器(DAC)316。同時,一閘極驅動器320中多數個邏輯電路318之每一者依序輸出一預定掃描訊號至該等閘極線310,且該輸出之時序同步於一水平同步訊號。以此方式為之,TFT312在該預定掃描訊號送至閘極線310時被開啟,以經由資料線408傳送該等由DACs 316輸出之類比資料訊號,其中該等資料線408最終將驅動像素304之經選定者。
為傳送該等訊資料,VPU 200形成包含多數資料封包214之資料流215,其中該等資料封包214接著為一顯示介面322所接收及處理。在所述實施例中,資料封包214接著被直接送至行驅動器306中的資料閂鎖314,並係以將用於顯示一視頻視框中特定視框線n的所有視頻資料(像素資料形式者)在一線時間區間τ內送至資料閂鎖314之方式完成。因此,一旦每一資料閂鎖314中存有適量之像素資料時,資料驅動器306將驅動LCD陣列中TFT312之正確者。
第4圖所示為在連結216上傳輸之資料流400的高階說明圖,其中該資料流400為多數個視頻資料封包402及音訊資料封包404以多工方式形成。在本例中,視頻資料 封包402與具有一為音訊封包504形式之相關音訊(資料流辨識碼=2)的UXGA圖形1280×720p視頻(資料流辨識碼=1)相同,由於每一視框線由至少1280個像素(或3840個次像素)組成,因此在線時間區間τ內儲存一單視頻資料視框線需要使用3840個資料閂鎖。舉一實施例而言,當資料流400在顯示介面322處被接收時,一3840個資料封包組成之封包組(定義作相對之封包表頭406)儲存於一視框緩衝器或一線緩衝器形式之記憶體中。不過當提出說明的是,若所需者為一嚴格定義之管線架構,則記憶體可旁路設置,或可加以省略。
第5圖所示為一可用以實施本發明之系統500,其僅為本發明所可被實施之圖形系統的一例。該系統500包含中央處理單元(CPU)510、隨機存取記憶體(RAM)520、唯讀記憶體(ROM)525、一或多週邊裝置530、圖形控制器560、主儲存裝置540及550與數位顯示單元570,其中CPU 510亦耦接至一或多輸入(輸出)裝置590;圖形控制器560產生影像資料及相對參考訊號,並將該影像資料及相對參考訊號送至數位顯示單元570。該影像資料之產生可利用由CPU 510或一外部電路所接收得之像素資料等為之。
上述所提者僅為本發明之少數實施例,事實上本發明之精神範圍得以諸多特定形式加以體現。亦即,上述範例對於本發明有說明之效而非加以限定範圍,本發明在不違其精神範圍及等效範圍的條件下可加修改,該等精神範圍 及等效範圍定義如後附之申請專利範圍中。
雖然本發明已以一較佳實施例說明如上,但對其所為之諸多變動與交換及等效方式仍屬於本發明之範圍,因此本發明之範圍應視為包含該等變動與交換及等效方式。
100‧‧‧掃瞄掃描模型
102‧‧‧線
102a‧‧‧螢幕右側
102b‧‧‧水平線
104‧‧‧線
106‧‧‧線
107‧‧‧線
200‧‧‧視頻處理單元
202‧‧‧介面
204‧‧‧視頻記憶單元
206‧‧‧掃瞄引擎
208‧‧‧顯示單元
210‧‧‧色彩查對表
212‧‧‧封包器
214‧‧‧資料封包
215‧‧‧資料流
216‧‧‧連結
300‧‧‧液晶顯示器
302‧‧‧液晶顯示面板
304‧‧‧像素
306‧‧‧資料驅動器
308‧‧‧資料線
310‧‧‧閘極線
312‧‧‧薄膜電晶體
313‧‧‧資料閂鎖
314‧‧‧資料閂鎖
316‧‧‧數位至類比轉換器
318‧‧‧邏輯電路
320‧‧‧閘極驅動器
322‧‧‧顯示介面
400‧‧‧資料流
402‧‧‧視頻資料封包
404‧‧‧音訊資料封包
406‧‧‧封包表頭
500‧‧‧系統
504‧‧‧音訊資料封包
510‧‧‧中央處理單元
520‧‧‧隨機存取記憶體
525‧‧‧唯讀記憶體
530‧‧‧週邊裝置
540‧‧‧主儲存裝置
550‧‧‧主儲存裝置
560‧‧‧圖形控制器
570‧‧‧數位顯示單元
第1圖為一傳統陰極射線管(CRT)之一掃瞄掃描模型;第2圖為本發明之一視頻處理單元(CPU)的實施範例;第3圖為適於與第2圖中VPU共用之LCD顯示器範例;第4圖為本發明中一為使資料流在連結上傳輸所用之資料流的高階示意圖;及第5圖為一可用以實施本發明之系統。
200‧‧‧視頻處理單元
202‧‧‧介面
204‧‧‧視頻記憶單元
206‧‧‧掃瞄引擎
208‧‧‧顯示單元
210‧‧‧色彩查對表
212‧‧‧封包器
214‧‧‧資料封包
215‧‧‧資料流
216‧‧‧連結

Claims (9)

  1. 一種在顯示單元中顯示視頻資料的方法,包含下列步驟:自一視頻源以原始時脈速率接收原始視頻資料;儲存該視頻資料於一記憶單元中;以一記憶體時脈速率讀取該記憶單元中的該視頻資料之被選擇部份;掃瞄該等經選擇之視頻資料;將該等經掃瞄之視頻資料包封成多數個數位視頻資料封包;及藉由以一直接相關於該記憶體時脈速率之連結速率之連結,將該等數位視頻資料封包傳送至該顯示單元,其中每一視頻資料封包係包括一封包表頭及一封包負載,其中該封包表頭包含一封包ID,且該封包負載包含適於驅動一對應像素之視頻資料。
  2. 如申請專利範圍第1項之方法,其中該記憶裝置為一線緩衝器,其係配置來儲存與單一視框線一致之視頻資料之至少一量。
  3. 如申請專利範圍第1項之方法,其中該掃瞄器耦接至一色彩查對表。
  4. 一種用以在一平面類型顯示單元上顯示視頻資料之視頻處理器,其中該平面類型顯示單元藉由一連結而耦接 至該視頻處理器,該視頻處理器包含:一視頻記憶單元,具有一相關記憶體時脈速率Φmemory ;一視頻封包傳輸單元,用於以一連結速率、並以數位視頻資料封包之形式傳輸該視頻資料至該平面類型顯示器,其中該連結速率直接與該記憶體時脈速率Φmemory 相關,以使該視頻處理器不需一CRT控制器單元。
  5. 如申請專利範圍第4項之視頻處理器,其中該平面類型顯示器為一LCD類型顯示器。
  6. 如申請專利範圍第4項之視頻處理器,其中更包含:一介面,耦接至一視頻源,該視頻源係配置來以一原始時脈速率Φnative 及一原始視頻格式提供一視頻訊號V1 ;一記憶體控制器單元,耦接至該介面及該視頻記憶單元,其中該記憶體控制器單元係配置來接收並藉由一寫入/修改操作將該視頻資料儲存在該視頻記憶體單元中對應於將被顯示之視頻窗的一記憶空間位置;以及一掃瞄引擎,耦接至該記憶控制器,其中為了顯示該等儲存於該記憶單元中之視頻資料,該經儲存之視頻資料之所選擇部份係從該視頻記憶體中由該記憶控制器藉由一讀取動作、並以該記憶體時脈速率Φmemory 讀出,並被送至該掃瞄引擎,該掃瞄引擎將該原始視頻格式Φnative 之視頻訊號V1 轉換成一具有一可顯示格式之視頻訊號V2 ,其中該可顯示格式係依據該顯示單元之特性。
  7. 如申請專利範圍第6項之視頻處理器,進一步包含: 一封包器,耦接至該掃瞄引擎,且係配置來將該視頻訊號V2 包封成該數位視頻資料封包;一連結介面,將該封包器耦接至該連結,且係配置來將該等數位視頻資料封包形成為一視頻資料流,該視頻資料流藉由該連結以一連結速率LR傳送至該顯示器,其中該連結速率LR與該原始流速率Φnative 無關,並與該記憶體時脈速率Φmemory 直接相關。
  8. 如申請專利範圍第7項之視頻處理器,其中該連結可設定成包含多數個可調整邏輯資料通道,其中可調整該等可調整邏輯資料通道來補償多個連結條件之任一者。
  9. 一種可設定之視頻處理器,用於提供可顯示視頻資料至與該可設定之視頻處理器耦接的一顯示單元,該可設定之視頻處理器包含:一CRTC電路;一可選擇CRT控制器電路,耦接至該CRTC電路;一掃瞄引擎,耦接至該可選擇CRT控制器電路;一顯示質問單元,耦接至該顯示單元及該可選擇CRT控制器電路,用以判定對應於該顯示單元之顯示器類型,其中當該顯示器類型為一平面類型顯示器時,該顯示質問單元送出一第一訊號至該可選擇CRT控制器電路,以關閉(若係為致動狀態)該CRTC電路而使該可顯示視頻資料直接由該掃瞄引擎以數位視頻資料的形式送至該顯示單元,且其中當該顯示質問單元判定該顯示器為一CRT類型顯示器時,則該顯示質問單元送出一第二訊號至該可選 擇CRT控制器電路以致能該CRTC電路(若為非致能狀態),以使該可顯示視頻資料在藉由一資料連結送至該顯示單元前由該CRTC電路所處理。
TW093128281A 2003-09-18 2004-09-17 顯示視頻資料的處理器與方法 TWI390500B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US50406003P 2003-09-18 2003-09-18
US56273704P 2004-04-15 2004-04-15
US10/909,027 US7800623B2 (en) 2003-09-18 2004-07-29 Bypassing pixel clock generation and CRTC circuits in a graphics controller chip

Publications (2)

Publication Number Publication Date
TW200523868A TW200523868A (en) 2005-07-16
TWI390500B true TWI390500B (zh) 2013-03-21

Family

ID=34199001

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093128281A TWI390500B (zh) 2003-09-18 2004-09-17 顯示視頻資料的處理器與方法

Country Status (7)

Country Link
US (1) US7800623B2 (zh)
EP (1) EP1519349A3 (zh)
JP (1) JP2005143087A (zh)
KR (1) KR20050028817A (zh)
CN (1) CN100437724C (zh)
SG (1) SG110142A1 (zh)
TW (1) TWI390500B (zh)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040218599A1 (en) * 2003-05-01 2004-11-04 Genesis Microchip Inc. Packet based video display interface and methods of use thereof
US7620062B2 (en) * 2003-05-01 2009-11-17 Genesis Microchips Inc. Method of real time optimizing multimedia packet transmission rate
US7424558B2 (en) * 2003-05-01 2008-09-09 Genesis Microchip Inc. Method of adaptively connecting a video source and a video display
US8068485B2 (en) 2003-05-01 2011-11-29 Genesis Microchip Inc. Multimedia interface
US7567592B2 (en) * 2003-05-01 2009-07-28 Genesis Microchip Inc. Packet based video display interface enumeration method
US20040218624A1 (en) * 2003-05-01 2004-11-04 Genesis Microchip Inc. Packet based closed loop video display interface with periodic status checks
US7088741B2 (en) 2003-05-01 2006-08-08 Genesis Microchip Inc. Using an auxilary channel for video monitor training
US7405719B2 (en) * 2003-05-01 2008-07-29 Genesis Microchip Inc. Using packet transfer for driving LCD panel driver electronics
US6992987B2 (en) * 2003-05-01 2006-01-31 Genesis Microchip Inc. Enumeration method for the link clock rate and the pixel/audio clock rate
US7839860B2 (en) * 2003-05-01 2010-11-23 Genesis Microchip Inc. Packet based video display interface
US20040221315A1 (en) * 2003-05-01 2004-11-04 Genesis Microchip Inc. Video interface arranged to provide pixel data independent of a link character clock
US8204076B2 (en) * 2003-05-01 2012-06-19 Genesis Microchip Inc. Compact packet based multimedia interface
US20040221312A1 (en) * 2003-05-01 2004-11-04 Genesis Microchip Inc. Techniques for reducing multimedia data packet overhead
US8059673B2 (en) * 2003-05-01 2011-11-15 Genesis Microchip Inc. Dynamic resource re-allocation in a packet based video display interface
US7068686B2 (en) 2003-05-01 2006-06-27 Genesis Microchip Inc. Method and apparatus for efficient transmission of multimedia data packets
US7733915B2 (en) * 2003-05-01 2010-06-08 Genesis Microchip Inc. Minimizing buffer requirements in a digital video system
US7800623B2 (en) 2003-09-18 2010-09-21 Genesis Microchip Inc. Bypassing pixel clock generation and CRTC circuits in a graphics controller chip
US7487273B2 (en) * 2003-09-18 2009-02-03 Genesis Microchip Inc. Data packet based stream transport scheduler wherein transport data link does not include a clock line
US7613300B2 (en) * 2003-09-26 2009-11-03 Genesis Microchip Inc. Content-protected digital link over a single signal line
US7634090B2 (en) * 2003-09-26 2009-12-15 Genesis Microchip Inc. Packet based high definition high-bandwidth digital content protection
US7956856B2 (en) * 2007-02-15 2011-06-07 Parade Technologies, Ltd. Method and apparatus of generating or reconstructing display streams in video interface systems
US8248960B2 (en) 2007-05-01 2012-08-21 Sharp Kabushiki Kaisha Data transmission with dynamic modulation scheme and/or transfer rate
US20090094658A1 (en) * 2007-10-09 2009-04-09 Genesis Microchip Inc. Methods and systems for driving multiple displays
US20090219932A1 (en) * 2008-02-04 2009-09-03 Stmicroelectronics, Inc. Multi-stream data transport and methods of use
US20090262667A1 (en) * 2008-04-21 2009-10-22 Stmicroelectronics, Inc. System and method for enabling topology mapping and communication between devices in a network
WO2009147839A1 (ja) * 2008-06-03 2009-12-10 キヤノン株式会社 通信デバイス及び変換アダプタ
US20100183004A1 (en) * 2009-01-16 2010-07-22 Stmicroelectronics, Inc. System and method for dual mode communication between devices in a network
WO2010119326A1 (en) * 2009-04-14 2010-10-21 Ati Technologies Ulc Embedded clock recovery
US8860888B2 (en) * 2009-05-13 2014-10-14 Stmicroelectronics, Inc. Method and apparatus for power saving during video blanking periods
US8429440B2 (en) * 2009-05-13 2013-04-23 Stmicroelectronics, Inc. Flat panel display driver method and system
US8760461B2 (en) 2009-05-13 2014-06-24 Stmicroelectronics, Inc. Device, system, and method for wide gamut color space support
US8156238B2 (en) 2009-05-13 2012-04-10 Stmicroelectronics, Inc. Wireless multimedia transport method and apparatus
US8291207B2 (en) * 2009-05-18 2012-10-16 Stmicroelectronics, Inc. Frequency and symbol locking using signal generated clock frequency and symbol identification
US8582452B2 (en) 2009-05-18 2013-11-12 Stmicroelectronics, Inc. Data link configuration by a receiver in the absence of link training data
US8468285B2 (en) * 2009-05-18 2013-06-18 Stmicroelectronics, Inc. Operation of video source and sink with toggled hot plug detection
US8370554B2 (en) * 2009-05-18 2013-02-05 Stmicroelectronics, Inc. Operation of video source and sink with hot plug detection not asserted
US9176908B2 (en) * 2010-02-23 2015-11-03 Rambus Inc. Time multiplexing at different rates to access different memory types
US8671234B2 (en) 2010-05-27 2014-03-11 Stmicroelectronics, Inc. Level shifting cable adaptor and chip system for use with dual-mode multi-media device
CN102375714A (zh) * 2010-08-16 2012-03-14 慧荣科技股份有限公司 计算机系统及相关的影像绘图装置和显示装置
US8379145B2 (en) * 2011-01-25 2013-02-19 Silicon Image, Inc. Conversion and processing of deep color video in a single clock domain
US9053673B2 (en) 2011-03-23 2015-06-09 Parade Technologies, Ltd. Scalable intra-panel interface
US9106770B2 (en) * 2011-06-21 2015-08-11 Parade Technologies, Ltd. Column drivers with embedded high-speed video interface timing controller
US8988416B2 (en) 2012-12-14 2015-03-24 Parade Technologies, Ltd. Power reduction technique for digital display panel with point to point intra panel interface
CN114245029B (zh) * 2021-12-20 2023-08-01 北京镁伽科技有限公司 基于fpga的数据流处理方法、装置及pg设备

Family Cites Families (171)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4479142A (en) 1982-05-17 1984-10-23 M/A-Com Dcc, Inc. Interface apparatus and method for asynchronous encoding of digital television
US4868557A (en) * 1986-06-04 1989-09-19 Apple Computer, Inc. Video display apparatus
US4796203A (en) * 1986-08-26 1989-01-03 Kabushiki Kaisha Toshiba High resolution monitor interface and related interfacing method
DE68924737T2 (de) 1988-08-09 1996-05-02 Seiko Epson Corp Anzeigesignalgenerator.
US5369775A (en) 1988-12-20 1994-11-29 Mitsubishi Denki Kabushiki Kaisha Data-flow processing system having an input packet limiting section for preventing packet input based upon a threshold value indicative of an optimum pipeline processing capacity
JPH02226416A (ja) 1989-02-28 1990-09-10 Toshiba Corp カラー液晶表示制御装置
KR910006834A (ko) * 1989-09-29 1991-04-30 아오이 죠이치 전원회로의 제조건에 의해 휘도를 변경시킬수 있는 디스플레이 제어장치
FR2670973B1 (fr) 1990-12-19 1994-04-15 Ouest Standard Telematique Sa Systeme de transmission par paquets a compression de donnees, procede et equipement correspondant.
AU636190B2 (en) * 1991-01-21 1993-04-22 Nec Corporation Spread packet communication system
JPH04328919A (ja) * 1991-04-26 1992-11-17 Fujitsu Ltd 無線呼出し信号方式
US5926155A (en) * 1993-02-02 1999-07-20 Hitachi, Ltd. Digital video display system
US5838875A (en) 1993-02-05 1998-11-17 Goldstar Co., Ltd. Apparatus and method for discriminating between analog and digital video signals in high definition video cassette recorder
KR100363588B1 (ko) * 1993-03-25 2003-02-17 세이코 엡슨 가부시키가이샤 화상처리장치
EP0693210A4 (en) * 1993-04-05 1996-11-20 Cirrus Logic Inc METHOD AND DEVICE FOR COMPENSATING FOR IMAGE SPLIT IN LIQUID CRYSTAL DISPLAYS
US5506932A (en) * 1993-04-16 1996-04-09 Data Translation, Inc. Synchronizing digital audio to digital video
AU7207994A (en) 1993-06-21 1995-01-17 Multimedia Design Corporation Integrated multimedia information management system
US5577203A (en) * 1993-07-29 1996-11-19 Cirrus Logic, Inc. Video processing methods
US5508942A (en) * 1993-11-24 1996-04-16 Intel Corporation Intra/inter decision rules for encoding and decoding video signals
US5425101A (en) * 1993-12-03 1995-06-13 Scientific-Atlanta, Inc. System and method for simultaneously authorizing multiple virtual channels
US5739803A (en) * 1994-01-24 1998-04-14 Arithmos, Inc. Electronic system for driving liquid crystal displays
EP0665527B1 (en) * 1994-01-28 1999-05-06 Sun Microsystems, Inc. Flat panel display interface for a high resolution computer graphics system
FI95756C (fi) 1994-03-21 1996-03-11 Nokia Technology Gmbh Menetelmä digitaalista informaatiota sisältävän bittivirran salaamiseksi ja salauksen purkamiseksi
FI97928C (fi) 1994-03-21 1997-03-10 Nokia Technology Gmbh Menetelmä digitaalisessa muodossa siirrettävän televisiolähetyksen salaamiseksi
US5615376A (en) * 1994-08-03 1997-03-25 Neomagic Corp. Clock management for power reduction in a video display sub-system
US5621455A (en) * 1994-12-01 1997-04-15 Objective Communications, Inc. Video modem for transmitting video data over ordinary telephone wires
US5541919A (en) * 1994-12-19 1996-07-30 Motorola, Inc. Multimedia multiplexing device and method using dynamic packet segmentation
US5953350A (en) * 1995-03-13 1999-09-14 Selsius Systems, Inc. Multimedia client for multimedia/hybrid network
US5745837A (en) * 1995-08-25 1998-04-28 Terayon Corporation Apparatus and method for digital data transmission over a CATV system using an ATM transport protocol and SCDMA
US5805173A (en) * 1995-10-02 1998-09-08 Brooktree Corporation System and method for capturing and transferring selected portions of a video stream in a computer system
US5835498A (en) 1995-10-05 1998-11-10 Silicon Image, Inc. System and method for sending multiple data signals over a serial link
US6005861A (en) 1995-11-22 1999-12-21 Samsung Electronics Co., Ltd. Home multimedia network architecture
GB2309872A (en) 1996-02-05 1997-08-06 Ibm Digital display apparatus
US5940137A (en) * 1996-03-01 1999-08-17 Trw Inc. Symbol timing generation and recovery for data transmission in an analog video signal
US5790083A (en) * 1996-04-10 1998-08-04 Neomagic Corp. Programmable burst of line-clock pulses during vertical retrace to reduce flicker and charge build-up on passive LCD display panels during simultaneous LCD and CRT display
US6154225A (en) 1996-10-11 2000-11-28 Silicon Motion, Inc. Virtual refresh™ architecture for a video-graphics controller
US6543053B1 (en) * 1996-11-27 2003-04-01 University Of Hong Kong Interactive video-on-demand system
US5909465A (en) * 1996-12-05 1999-06-01 Ericsson Inc. Method and apparatus for bidirectional demodulation of digitally modulated signals
JP3434653B2 (ja) * 1996-12-05 2003-08-11 富士通株式会社 マルチメディアデータ蓄積伝送方法及び装置
US6038000A (en) * 1997-05-28 2000-03-14 Sarnoff Corporation Information stream syntax for indicating the presence of a splice point
US6542610B2 (en) * 1997-01-30 2003-04-01 Intel Corporation Content protection for digital transmission systems
DE69832691D1 (de) * 1997-02-17 2006-01-12 Comm & Control Electronics Ltd Lokales kommunikationssystem
US5949437A (en) * 1997-02-19 1999-09-07 Appian Graphics Corp. Dual video output board with a shared memory interface
US6104414A (en) 1997-03-12 2000-08-15 Cybex Computer Products Corporation Video distribution hub
US5918002A (en) * 1997-03-14 1999-06-29 Microsoft Corporation Selective retransmission for efficient and reliable streaming of multimedia packets in a computer network
US6151632A (en) 1997-03-14 2000-11-21 Microsoft Corporation Method and apparatus for distributed transmission of real-time multimedia information
US6177922B1 (en) * 1997-04-15 2001-01-23 Genesis Microship, Inc. Multi-scan video timing generator for format conversion
JP3385301B2 (ja) * 1997-04-23 2003-03-10 シャープ株式会社 データ信号線駆動回路および画像表示装置
US6219736B1 (en) * 1997-04-24 2001-04-17 Edwin E. Klingman Universal serial bus (USB) RAM architecture for use with microcomputers via an interface optimized for integrated services device network (ISDN)
US6049316A (en) * 1997-06-12 2000-04-11 Neomagic Corp. PC with multiple video-display refresh-rate configurations using active and default registers
US6020901A (en) * 1997-06-30 2000-02-01 Sun Microsystems, Inc. Fast frame buffer system architecture for video display system
US5852630A (en) 1997-07-17 1998-12-22 Globespan Semiconductor, Inc. Method and apparatus for a RADSL transceiver warm start activation procedure with precoding
GB2329741A (en) 1997-09-29 1999-03-31 Holtek Microelectronics Inc Liquid crystal display driver
JPH11175045A (ja) 1997-12-16 1999-07-02 Matsushita Joho System Kk 多画面映像表示制御装置及びその制御方法
US6353594B1 (en) * 1998-03-04 2002-03-05 Alcatel Canada Inc. Semi-permanent virtual paths for carrying virtual channels
US6249319B1 (en) * 1998-03-30 2001-06-19 International Business Machines Corporation Method and apparatus for finding a correct synchronization point within a data stream
US6356260B1 (en) * 1998-04-10 2002-03-12 National Semiconductor Corporation Method for reducing power and electromagnetic interference in conveying video data
US6593937B2 (en) * 1998-06-18 2003-07-15 Sony Corporation Method of and apparatus for handling high bandwidth on-screen-display graphics data over a distributed IEEE 1394 network utilizing an isochronous data transmission format
JP2000078573A (ja) 1998-09-03 2000-03-14 Hitachi Ltd 階層符号化データ配信装置
US6326961B1 (en) 1998-09-30 2001-12-04 Ctx Opto-Electronics Corp. Automatic detection method for tuning the frequency and phase of display and apparatus using the method
WO2000020974A1 (en) 1998-10-06 2000-04-13 Chen Huey Shiang A method for just-in-time retrieval of multimedia files over computer networks by transmitting data packets at transmission rate determined frame size
US6661422B1 (en) * 1998-11-09 2003-12-09 Broadcom Corporation Video and graphics system with MPEG specific data transfer commands
US6330605B1 (en) 1998-11-19 2001-12-11 Volera, Inc. Proxy cache cluster
US6697376B1 (en) * 1998-11-20 2004-02-24 Diva Systems Corporation Logical node identification in an information transmission network
US20040198386A1 (en) 2002-01-16 2004-10-07 Dupray Dennis J. Applications for a wireless location gateway
US7194554B1 (en) * 1998-12-08 2007-03-20 Nomadix, Inc. Systems and methods for providing dynamic network authorization authentication and accounting
US7046631B1 (en) * 1999-01-22 2006-05-16 Alcatel Canada Inc. Method and apparatus for provisioning traffic dedicated cores in a connection oriented network
US6441857B1 (en) * 1999-01-28 2002-08-27 Conexant Systems, Inc. Method and apparatus for horizontally scaling computer video data for display on a television
JP3768712B2 (ja) * 1999-02-09 2006-04-19 キヤノン株式会社 攪拌手段、現像装置、およびプロセスカートリッジ
US6223089B1 (en) * 1999-03-15 2001-04-24 Raylar Design, Inc. Method and apparatus for controlling computers remotely
US6446130B1 (en) 1999-03-16 2002-09-03 Interactive Digital Systems Multimedia delivery system
US6973069B1 (en) 1999-03-23 2005-12-06 Motorola, Inc. Method for transporting multimedia information in a communication system
JP3816689B2 (ja) 1999-03-31 2006-08-30 株式会社東芝 情報配信装置、情報受信装置及び通信方法
US6542967B1 (en) * 1999-04-12 2003-04-01 Novell, Inc. Cache object store
US6765931B1 (en) * 1999-04-13 2004-07-20 Broadcom Corporation Gateway with voice
KR100336280B1 (ko) * 1999-05-21 2002-05-13 유혁 중간 데이터 기반의 비디오/오디오 스트리밍 방법
US8266657B2 (en) * 2001-03-15 2012-09-11 Sling Media Inc. Method for effectively implementing a multi-room television system
US6704310B1 (en) * 1999-06-30 2004-03-09 Logitech Europe, S.A. Header encoding method and apparatus for packet-based bus
EP1069721B1 (en) 1999-07-12 2004-01-02 International Business Machines Corporation Apparatus and method for setting a data rate in a wireless communication system
JP2001036900A (ja) 1999-07-22 2001-02-09 Matsushita Electric Ind Co Ltd 光伝送装置とその光伝送方法と伝送フォーマットおよび光伝送素子と投射型表示装置と映像表示装置および液晶表示装置とその駆動方法
US6598161B1 (en) * 1999-08-09 2003-07-22 International Business Machines Corporation Methods, systems and computer program products for multi-level encryption
US6477252B1 (en) 1999-08-29 2002-11-05 Intel Corporation Digital video content transmission ciphering and deciphering method and apparatus
US6614800B1 (en) 1999-09-02 2003-09-02 International Business Machines Corporation Method and system for virtual private network administration channels
US6633288B2 (en) 1999-09-15 2003-10-14 Sage, Inc. Pixel clock PLL frequency and phase optimization in sampling of video signals for high quality image display
US6608828B1 (en) * 1999-09-15 2003-08-19 Ericsson Inc. Methods and systems for decoding headers that are repeatedly transmitted and received along with data on a radio channel
US6779037B1 (en) 1999-09-28 2004-08-17 Levan Roberto Djaparidze Method of obtaining optimum use of a shared transmission medium for multimedia traffic
JP3950926B2 (ja) 1999-11-30 2007-08-01 エーユー オプトロニクス コーポレイション 画像表示方法、ホスト装置、画像表示装置、およびディスプレイ用インターフェイス
JP4277148B2 (ja) * 2000-01-07 2009-06-10 シャープ株式会社 液晶表示装置及びその駆動方法
JP2001218082A (ja) 2000-02-04 2001-08-10 Sony Corp ビデオインタフェースの画質改善方法及びビデオインタフェース回路装置
JP3349490B2 (ja) * 2000-02-14 2002-11-25 インターナショナル・ビジネス・マシーンズ・コーポレーション 画像表示方法、画像表示システム、ホスト装置、画像表示装置、およびディスプレイ用インターフェイス
JP4639420B2 (ja) 2000-03-08 2011-02-23 ソニー株式会社 信号伝送装置および信号伝送方法
KR100694034B1 (ko) * 2000-05-13 2007-03-12 삼성전자주식회사 데이터 전송률 자동 검출장치
US6647015B2 (en) * 2000-05-22 2003-11-11 Sarnoff Corporation Method and apparatus for providing a broadband, wireless, communications network
JP2002049363A (ja) * 2000-05-24 2002-02-15 Sharp Corp 画像表示システム
US6545688B1 (en) * 2000-06-12 2003-04-08 Genesis Microchip (Delaware) Inc. Scanning an image within a narrow horizontal line frequency range irrespective of the frequency at which the image is received
KR100467240B1 (ko) * 2000-08-17 2005-01-24 주식회사 이노티브 영상 데이터 디스플레이 시스템 및 방법
JP3516206B2 (ja) 2000-08-21 2004-04-05 ソニー株式会社 データストリーム処理装置および方法、並びにプログラム格納媒体
DE10041772C2 (de) 2000-08-25 2002-07-11 Infineon Technologies Ag Taktgenerator, insbesondere für USB-Geräte
GB2366678B (en) * 2000-09-09 2004-04-21 Ibm Optical amplitude demodulator
AU2001294142A1 (en) 2000-09-20 2002-04-02 Main.Net Communication Ltd. Multimedia communications over power lines
US20020075902A1 (en) * 2000-09-22 2002-06-20 Abbas Syed Aun Optimum overhead framing techniques for ADSL DMT modems
WO2002032101A2 (en) * 2000-10-11 2002-04-18 Broadcom Corporation Cable modem system and method for supporting extended protocols
CN1148020C (zh) 2000-11-02 2004-04-28 北京算通数字技术研究中心有限公司 数字视音频广播与数据广播集成混播系统数据注入的方法
KR100349205B1 (ko) * 2000-11-17 2002-08-21 삼성전자 주식회사 디지탈 영상표시기기의 디브이아이 커넥터 검출 장치 및방법
JP2002171449A (ja) * 2000-11-30 2002-06-14 Sony Corp 表示装置および方法、並びに記録媒体
US6820614B2 (en) * 2000-12-02 2004-11-23 The Bonutti 2003 Trust -A Tracheal intubination
CA2327898A1 (en) * 2000-12-08 2002-06-08 Alcatel Canada Inc. System and method for establishing a communication path associated with an mpls implementation on an atm platform
KR100467643B1 (ko) * 2000-12-28 2005-01-24 엘지전자 주식회사 무선 랜에서의 멀티미디어 데이터 전송 방법
WO2002057917A2 (en) * 2001-01-22 2002-07-25 Sun Microsystems, Inc. Peer-to-peer network computing platform
US7161998B2 (en) 2001-01-24 2007-01-09 Broadcom Corporation Digital phase locked loop for regenerating the clock of an embedded signal
US20020163598A1 (en) 2001-01-24 2002-11-07 Christopher Pasqualino Digital visual interface supporting transport of audio and auxiliary data
JP3653079B2 (ja) 2001-02-13 2005-05-25 インフィネオン テヒノロギーズ アーゲー xDSLデータ転送リンクを確立するためのシステムと方法
US6934389B2 (en) 2001-03-02 2005-08-23 Ati International Srl Method and apparatus for providing bus-encrypted copy protection key to an unsecured bus
TW518844B (en) 2001-03-21 2003-01-21 Ind Tech Res Inst Transmission method of multimedia data packet in network system
JP3861614B2 (ja) 2001-03-29 2006-12-20 ティアック株式会社 インターフェース端子を具備する電子機器
US20020149617A1 (en) 2001-03-30 2002-10-17 Becker David F. Remote collaboration technology design and methodology
JP3781980B2 (ja) 2001-04-09 2006-06-07 Necディスプレイソリューションズ株式会社 データ転送システム
US7194009B2 (en) * 2001-04-14 2007-03-20 John Wai Tsang Eng Full-service broadband cable modem system
US6970481B2 (en) 2001-04-17 2005-11-29 Microsoft Corporation Methods and systems for distributing multimedia data over heterogeneous networks
US20020184327A1 (en) 2001-05-11 2002-12-05 Major Robert Drew System and method for partitioning address space in a proxy cache server cluster
JP3744819B2 (ja) 2001-05-24 2006-02-15 セイコーエプソン株式会社 信号駆動回路、表示装置、電気光学装置及び信号駆動方法
US7257163B2 (en) * 2001-09-12 2007-08-14 Silicon Image, Inc. Method and system for reducing inter-symbol interference effects in transmission over a serial link with mapping of each word in a cluster of received words to a single transmitted word
US7295578B1 (en) 2001-09-12 2007-11-13 Lyle James D Method and apparatus for synchronizing auxiliary data and video data transmitted over a TMDS-like link
JP4011320B2 (ja) * 2001-10-01 2007-11-21 株式会社半導体エネルギー研究所 表示装置及びそれを用いた電子機器
US20030076282A1 (en) * 2001-10-19 2003-04-24 Semiconductor Energy Laboratory Co., Ltd. Display device and method for driving the same
US7589737B2 (en) * 2001-10-31 2009-09-15 Hewlett-Packard Development Company, L.P. System and method for communicating graphics image data over a communication network
GB2383240B (en) * 2001-12-17 2005-02-16 Micron Technology Inc DVi link with parallel test data
US7106757B2 (en) * 2001-12-19 2006-09-12 Intel Corporation System and method for streaming multimedia over packet networks
JP3778079B2 (ja) * 2001-12-20 2006-05-24 株式会社日立製作所 表示装置
US7088398B1 (en) * 2001-12-24 2006-08-08 Silicon Image, Inc. Method and apparatus for regenerating a clock for auxiliary data transmitted over a serial link with video data
US7308059B2 (en) * 2002-02-06 2007-12-11 Broadcom Corporation Synchronization of data links in a multiple link receiver
US7120203B2 (en) * 2002-02-12 2006-10-10 Broadcom Corporation Dual link DVI transmitter serviced by single Phase Locked Loop
JP2003241724A (ja) 2002-02-15 2003-08-29 Rohm Co Ltd ディスプレイモニタ装置
US7099277B2 (en) * 2002-02-20 2006-08-29 Mitsubishi Electric Research Laboratories, Inc. Dynamic optimal path selection in multiple communications networks
JP4218249B2 (ja) * 2002-03-07 2009-02-04 株式会社日立製作所 表示装置
US7007212B2 (en) 2002-03-14 2006-02-28 Matsushita Electric Industrial Co., Ltd. Transmission device, reception device, test circuit, and test method
US7161557B2 (en) 2002-04-08 2007-01-09 Clearcube Technology, Inc. Selectively updating a display in a multi-display system
US7283566B2 (en) * 2002-06-14 2007-10-16 Silicon Image, Inc. Method and circuit for generating time stamp data from an embedded-clock audio data stream and a video clock
DE10227199A1 (de) 2002-06-18 2004-01-08 Robert Bosch Gmbh Schnittstelle und Verfahren zur Bilddatenübertragung
KR100475060B1 (ko) 2002-08-07 2005-03-10 한국전자통신연구원 다시점 3차원 동영상에 대한 사용자 요구가 반영된 다중화장치 및 방법
US7319706B2 (en) * 2002-08-12 2008-01-15 Broadcom Corporation Symmetrical clock distribution in multi-stage high speed data conversion circuits
US7634675B2 (en) * 2002-09-05 2009-12-15 Gateway, Inc. Monitor power management
US7075987B2 (en) * 2002-09-23 2006-07-11 Intel Corporation Adaptive video bit-rate control
US20060036788A1 (en) * 2002-09-24 2006-02-16 Monster Cable Products, Inc. HDMI cable interface
US7286536B2 (en) * 2002-10-28 2007-10-23 Nokia Corporation Method and system for early header compression
US7802049B2 (en) * 2002-10-30 2010-09-21 Intel Corporation Links having flexible lane allocation
US7203853B2 (en) * 2002-11-22 2007-04-10 Intel Corporation Apparatus and method for low latency power management on a serial data link
US7555017B2 (en) * 2002-12-17 2009-06-30 Tls Corporation Low latency digital audio over packet switched networks
US20040203383A1 (en) 2002-12-31 2004-10-14 Kelton James Robert System for providing data to multiple devices and method thereof
US7248590B1 (en) * 2003-02-18 2007-07-24 Cisco Technology, Inc. Methods and apparatus for transmitting video streams on a packet network
US7525975B2 (en) * 2003-03-07 2009-04-28 Rami Caspi System and method for integrated audio stream manager
JP2004297773A (ja) 2003-03-12 2004-10-21 Matsushita Electric Ind Co Ltd データ通信方法及びデータ通信装置
US7197680B2 (en) 2003-04-17 2007-03-27 Arm Limited Communication interface for diagnostic circuits of an integrated circuit
US20040221312A1 (en) 2003-05-01 2004-11-04 Genesis Microchip Inc. Techniques for reducing multimedia data packet overhead
US20040218599A1 (en) 2003-05-01 2004-11-04 Genesis Microchip Inc. Packet based video display interface and methods of use thereof
US7088741B2 (en) 2003-05-01 2006-08-08 Genesis Microchip Inc. Using an auxilary channel for video monitor training
US7733915B2 (en) 2003-05-01 2010-06-08 Genesis Microchip Inc. Minimizing buffer requirements in a digital video system
US7068686B2 (en) 2003-05-01 2006-06-27 Genesis Microchip Inc. Method and apparatus for efficient transmission of multimedia data packets
US20040218624A1 (en) 2003-05-01 2004-11-04 Genesis Microchip Inc. Packet based closed loop video display interface with periodic status checks
US7424558B2 (en) 2003-05-01 2008-09-09 Genesis Microchip Inc. Method of adaptively connecting a video source and a video display
US20040221315A1 (en) 2003-05-01 2004-11-04 Genesis Microchip Inc. Video interface arranged to provide pixel data independent of a link character clock
US6992987B2 (en) 2003-05-01 2006-01-31 Genesis Microchip Inc. Enumeration method for the link clock rate and the pixel/audio clock rate
US7405719B2 (en) * 2003-05-01 2008-07-29 Genesis Microchip Inc. Using packet transfer for driving LCD panel driver electronics
US7620062B2 (en) 2003-05-01 2009-11-17 Genesis Microchips Inc. Method of real time optimizing multimedia packet transmission rate
US7296204B2 (en) 2003-05-30 2007-11-13 Wegener Communications, Inc. Error correction apparatus and method
US7487273B2 (en) 2003-09-18 2009-02-03 Genesis Microchip Inc. Data packet based stream transport scheduler wherein transport data link does not include a clock line
US7800623B2 (en) 2003-09-18 2010-09-21 Genesis Microchip Inc. Bypassing pixel clock generation and CRTC circuits in a graphics controller chip
US7634090B2 (en) 2003-09-26 2009-12-15 Genesis Microchip Inc. Packet based high definition high-bandwidth digital content protection
KR20050099305A (ko) 2004-04-09 2005-10-13 삼성전자주식회사 디스플레이시스템 및 그 제어방법
US8996603B2 (en) * 2004-09-16 2015-03-31 Cisco Technology, Inc. Method and apparatus for user domain based white lists
US20060209890A1 (en) 2005-03-15 2006-09-21 Radiospire Networks, Inc. System, method and apparatus for placing training information within a digital media frame for wireless transmission
JP4596259B2 (ja) * 2005-08-30 2010-12-08 株式会社デンソー 車載用電子機器の配線再構成システム

Also Published As

Publication number Publication date
TW200523868A (en) 2005-07-16
SG110142A1 (en) 2005-04-28
CN100437724C (zh) 2008-11-26
JP2005143087A (ja) 2005-06-02
EP1519349A3 (en) 2006-04-12
EP1519349A2 (en) 2005-03-30
US7800623B2 (en) 2010-09-21
US20050062699A1 (en) 2005-03-24
KR20050028817A (ko) 2005-03-23
CN1601598A (zh) 2005-03-30

Similar Documents

Publication Publication Date Title
TWI390500B (zh) 顯示視頻資料的處理器與方法
US7405719B2 (en) Using packet transfer for driving LCD panel driver electronics
EP1990992B1 (en) Communication system, video signal transmission method, transmitter, transmitting method, receiver, and receiving method
US7696988B2 (en) Selective use of LCD overdrive for reducing motion artifacts in an LCD device
US7345663B2 (en) Pixel overdrive for an LCD panel with a very slow response (sticky) pixel
US7030934B2 (en) Video system for combining multiple video signals on a single display
KR20060025513A (ko) 이미지 처리 방법 및 장치
US20050225525A1 (en) LCD overdrive with data compression for reducing memory bandwidth
EP1607934A2 (en) Blur reduction in liquid crystal displays by frame rate control
CN111124330A (zh) 影像控制装置以及使用该装置之电视墙系统与输出影像至电视墙的控制方法
US7701451B1 (en) Boost look up table compression system and method
KR100881142B1 (ko) 엘이디 디스플레이 장치
US20230335041A1 (en) Display apparatus and control method thereof
US9418631B2 (en) Display control apparatus and method and image processing method
TWI772894B (zh) 視訊資料顯示裝置及其顯示方法
KR20060092524A (ko) 평판 디스플레이장치
JPH10145725A (ja) Slmベースのデジタル表示装置のための集積mpegデコーダ及び画像リサイズ装置
KR0135598Y1 (ko) 화소 보정 장치의 보정 데이타 저장 장치
KR100547624B1 (ko) 영상신호 변환을 이용한 고화질티브이 수신장치
US20060152514A1 (en) Host device, display device and display system

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees