TWI377649B - Semiconductor decice having nitridated oxide layer and method therefor - Google Patents

Semiconductor decice having nitridated oxide layer and method therefor Download PDF

Info

Publication number
TWI377649B
TWI377649B TW095100397A TW95100397A TWI377649B TW I377649 B TWI377649 B TW I377649B TW 095100397 A TW095100397 A TW 095100397A TW 95100397 A TW95100397 A TW 95100397A TW I377649 B TWI377649 B TW I377649B
Authority
TW
Taiwan
Prior art keywords
insulating layer
layer
semiconductor device
environment
forming
Prior art date
Application number
TW095100397A
Other languages
English (en)
Chinese (zh)
Other versions
TW200636931A (en
Inventor
Sangwoo Lim
Robert F Steimle
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200636931A publication Critical patent/TW200636931A/zh
Application granted granted Critical
Publication of TWI377649B publication Critical patent/TWI377649B/zh

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/6891Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode
    • H10D30/6893Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode wherein the floating gate has multiple non-connected parts, e.g. multi-particle floating gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/031Manufacture or treatment of data-storage electrodes
    • H10D64/035Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/681Floating-gate IGFETs having only two programming levels
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/902Specified use of nanostructure
    • Y10S977/932Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/936Specified use of nanostructure for electronic or optoelectronic application in a transistor or 3-terminal device
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00Nanotechnology
    • Y10S977/902Specified use of nanostructure
    • Y10S977/932Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/943Information storage or retrieval using nanostructure

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Formation Of Insulating Films (AREA)
TW095100397A 2005-01-26 2006-01-04 Semiconductor decice having nitridated oxide layer and method therefor TWI377649B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/043,827 US7338894B2 (en) 2005-01-26 2005-01-26 Semiconductor device having nitridated oxide layer and method therefor

Publications (2)

Publication Number Publication Date
TW200636931A TW200636931A (en) 2006-10-16
TWI377649B true TWI377649B (en) 2012-11-21

Family

ID=36697413

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095100397A TWI377649B (en) 2005-01-26 2006-01-04 Semiconductor decice having nitridated oxide layer and method therefor

Country Status (5)

Country Link
US (2) US7338894B2 (https=)
JP (1) JP5354907B2 (https=)
CN (1) CN100541740C (https=)
TW (1) TWI377649B (https=)
WO (1) WO2006081005A2 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7361567B2 (en) * 2005-01-26 2008-04-22 Freescale Semiconductor, Inc. Non-volatile nanocrystal memory and method therefor
KR100683854B1 (ko) * 2005-09-06 2007-02-15 삼성전자주식회사 비휘발성 기억 소자의 형성 방법
US7705385B2 (en) * 2005-09-12 2010-04-27 International Business Machines Corporation Selective deposition of germanium spacers on nitride
US20090061608A1 (en) * 2007-08-29 2009-03-05 Merchant Tushar P Method of forming a semiconductor device having a silicon dioxide layer
KR101876473B1 (ko) 2009-11-06 2018-07-10 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 반도체 장치의 제작 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940006094B1 (ko) * 1989-08-17 1994-07-06 삼성전자 주식회사 불휘발성 반도체 기억장치 및 그 제조방법
TW587252B (en) * 2000-01-18 2004-05-11 Hitachi Ltd Semiconductor memory device and data processing device
US6320784B1 (en) * 2000-03-14 2001-11-20 Motorola, Inc. Memory cell and method for programming thereof
US6297095B1 (en) * 2000-06-16 2001-10-02 Motorola, Inc. Memory device that includes passivated nanoclusters and method for manufacture
US6413819B1 (en) * 2000-06-16 2002-07-02 Motorola, Inc. Memory device and method for using prefabricated isolated storage elements
US6444545B1 (en) * 2000-12-19 2002-09-03 Motorola, Inc. Device structure for storing charge and method therefore
JP3580781B2 (ja) * 2001-03-28 2004-10-27 株式会社東芝 半導体記憶素子
US6713127B2 (en) * 2001-12-28 2004-03-30 Applied Materials, Inc. Methods for silicon oxide and oxynitride deposition using single wafer low pressure CVD
US6657894B2 (en) * 2002-03-29 2003-12-02 Macronix International Co., Ltd, Apparatus and method for programming virtual ground nonvolatile memory cell array without disturbing adjacent cells
JP3776889B2 (ja) * 2003-02-07 2006-05-17 株式会社東芝 半導体装置およびその製造方法
US7033956B1 (en) * 2004-11-01 2006-04-25 Promos Technologies, Inc. Semiconductor memory devices and methods for making the same
US20060110883A1 (en) * 2004-11-23 2006-05-25 Intel Corporation Method for forming a memory device
US7361567B2 (en) * 2005-01-26 2008-04-22 Freescale Semiconductor, Inc. Non-volatile nanocrystal memory and method therefor

Also Published As

Publication number Publication date
US7781831B2 (en) 2010-08-24
CN101124667A (zh) 2008-02-13
US20060166493A1 (en) 2006-07-27
WO2006081005A3 (en) 2007-07-19
CN100541740C (zh) 2009-09-16
US7338894B2 (en) 2008-03-04
JP2008529275A (ja) 2008-07-31
JP5354907B2 (ja) 2013-11-27
TW200636931A (en) 2006-10-16
WO2006081005A2 (en) 2006-08-03
US20080087954A1 (en) 2008-04-17

Similar Documents

Publication Publication Date Title
KR100796092B1 (ko) 불휘발성 반도체 메모리 장치와 반도체 장치, 및 불휘발성반도체 메모리 장치의 제조 방법
US7361543B2 (en) Method of forming a nanocluster charge storage device
TWI242845B (en) Semiconductor memory device and the manufacturing method thereof
JP4617574B2 (ja) 不揮発性半導体記憶装置およびその製造方法
JP4901729B2 (ja) ナノクラスタ電荷蓄積デバイスの形成方法
KR20040093404A (ko) 반도체장치 및 그 제조방법
TW200301957A (en) Manufacturing method for semiconductor integrated circuit device
CN100375269C (zh) 半导体器件及其制造方法
JP6872132B2 (ja) 半導体記憶素子、半導体装置、電子機器、および半導体記憶素子の製造方法
JP2004023008A (ja) 半導体集積回路装置およびその製造方法
JP2006518106A (ja) 互いに重ねて堆積させた金属層の積層体中に形成されたゲート電極を含むmosトランジスタを備える半導体デバイスの製造方法
JP5517628B2 (ja) 高電圧トランジスタ、不揮発性メモリトランジスタ、およびロジックトランジスタを備えた半導体デバイスを製造する方法
TWI377649B (en) Semiconductor decice having nitridated oxide layer and method therefor
TW200947626A (en) Method of forming a silicon nitride layer on a gate oxide film and annealing the nitride layer
TWI269431B (en) Integrated semiconductor circuit device and method for manufacturing the same
JP2008244108A (ja) 半導体装置および半導体装置の製造方法
JP3770250B2 (ja) 半導体装置の製造方法
US6429109B1 (en) Method to form high k dielectric and silicide to reduce poly depletion by using a sacrificial metal between oxide and gate
US6645817B2 (en) Method of manufacturing a semiconductor device comprising MOS-transistors having gate oxides of different thicknesses
US20050064109A1 (en) Method of forming an ultrathin nitride/oxide stack as a gate dielectric
JP5177980B2 (ja) 半導体装置およびその製造方法
KR100790567B1 (ko) 고유전율의 복합 게이트절연막을 갖는 반도체소자 및 그제조방법
KR20070021271A (ko) 나노클러스터 전하 저장 장치를 형성하는 방법
KR20080028162A (ko) 반도체 소자의 게이트 패턴 형성방법
JPH05145081A (ja) 半導体不揮発性記憶装置の製造方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees