JP5354907B2 - 窒化酸化物層を有する半導体デバイスおよびこのための方法 - Google Patents

窒化酸化物層を有する半導体デバイスおよびこのための方法 Download PDF

Info

Publication number
JP5354907B2
JP5354907B2 JP2007552132A JP2007552132A JP5354907B2 JP 5354907 B2 JP5354907 B2 JP 5354907B2 JP 2007552132 A JP2007552132 A JP 2007552132A JP 2007552132 A JP2007552132 A JP 2007552132A JP 5354907 B2 JP5354907 B2 JP 5354907B2
Authority
JP
Japan
Prior art keywords
oxide layer
layer
forming
semiconductor substrate
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007552132A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008529275A5 (https=
JP2008529275A (ja
Inventor
イム、サンウ
エフ． スタイムル、ロバート
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2008529275A publication Critical patent/JP2008529275A/ja
Publication of JP2008529275A5 publication Critical patent/JP2008529275A5/ja
Application granted granted Critical
Publication of JP5354907B2 publication Critical patent/JP5354907B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/6891—Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode
    • H10D30/6893—Floating-gate IGFETs characterised by the shapes, relative sizes or dispositions of the floating gate electrode wherein the floating gate has multiple non-connected parts, e.g. multi-particle floating gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/035—Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/681—Floating-gate IGFETs having only two programming levels
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/902—Specified use of nanostructure
    • Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/936—Specified use of nanostructure for electronic or optoelectronic application in a transistor or 3-terminal device
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S977/00—Nanotechnology
    • Y10S977/902—Specified use of nanostructure
    • Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
    • Y10S977/943—Information storage or retrieval using nanostructure

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Formation Of Insulating Films (AREA)
JP2007552132A 2005-01-26 2005-12-16 窒化酸化物層を有する半導体デバイスおよびこのための方法 Expired - Fee Related JP5354907B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/043,827 US7338894B2 (en) 2005-01-26 2005-01-26 Semiconductor device having nitridated oxide layer and method therefor
US11/043,827 2005-01-26
PCT/US2005/045731 WO2006081005A2 (en) 2005-01-26 2005-12-16 Semiconductor device having nitridated oxide layer and method therefor

Publications (3)

Publication Number Publication Date
JP2008529275A JP2008529275A (ja) 2008-07-31
JP2008529275A5 JP2008529275A5 (https=) 2009-02-12
JP5354907B2 true JP5354907B2 (ja) 2013-11-27

Family

ID=36697413

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007552132A Expired - Fee Related JP5354907B2 (ja) 2005-01-26 2005-12-16 窒化酸化物層を有する半導体デバイスおよびこのための方法

Country Status (5)

Country Link
US (2) US7338894B2 (https=)
JP (1) JP5354907B2 (https=)
CN (1) CN100541740C (https=)
TW (1) TWI377649B (https=)
WO (1) WO2006081005A2 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7361567B2 (en) * 2005-01-26 2008-04-22 Freescale Semiconductor, Inc. Non-volatile nanocrystal memory and method therefor
KR100683854B1 (ko) * 2005-09-06 2007-02-15 삼성전자주식회사 비휘발성 기억 소자의 형성 방법
US7705385B2 (en) * 2005-09-12 2010-04-27 International Business Machines Corporation Selective deposition of germanium spacers on nitride
US20090061608A1 (en) * 2007-08-29 2009-03-05 Merchant Tushar P Method of forming a semiconductor device having a silicon dioxide layer
KR101876473B1 (ko) 2009-11-06 2018-07-10 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 반도체 장치의 제작 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR940006094B1 (ko) * 1989-08-17 1994-07-06 삼성전자 주식회사 불휘발성 반도체 기억장치 및 그 제조방법
TW587252B (en) * 2000-01-18 2004-05-11 Hitachi Ltd Semiconductor memory device and data processing device
US6320784B1 (en) * 2000-03-14 2001-11-20 Motorola, Inc. Memory cell and method for programming thereof
US6297095B1 (en) * 2000-06-16 2001-10-02 Motorola, Inc. Memory device that includes passivated nanoclusters and method for manufacture
US6413819B1 (en) * 2000-06-16 2002-07-02 Motorola, Inc. Memory device and method for using prefabricated isolated storage elements
US6444545B1 (en) * 2000-12-19 2002-09-03 Motorola, Inc. Device structure for storing charge and method therefore
JP3580781B2 (ja) * 2001-03-28 2004-10-27 株式会社東芝 半導体記憶素子
US6713127B2 (en) * 2001-12-28 2004-03-30 Applied Materials, Inc. Methods for silicon oxide and oxynitride deposition using single wafer low pressure CVD
US6657894B2 (en) * 2002-03-29 2003-12-02 Macronix International Co., Ltd, Apparatus and method for programming virtual ground nonvolatile memory cell array without disturbing adjacent cells
JP3776889B2 (ja) * 2003-02-07 2006-05-17 株式会社東芝 半導体装置およびその製造方法
US7033956B1 (en) * 2004-11-01 2006-04-25 Promos Technologies, Inc. Semiconductor memory devices and methods for making the same
US20060110883A1 (en) * 2004-11-23 2006-05-25 Intel Corporation Method for forming a memory device
US7361567B2 (en) * 2005-01-26 2008-04-22 Freescale Semiconductor, Inc. Non-volatile nanocrystal memory and method therefor

Also Published As

Publication number Publication date
US7781831B2 (en) 2010-08-24
CN101124667A (zh) 2008-02-13
US20060166493A1 (en) 2006-07-27
WO2006081005A3 (en) 2007-07-19
CN100541740C (zh) 2009-09-16
TWI377649B (en) 2012-11-21
US7338894B2 (en) 2008-03-04
JP2008529275A (ja) 2008-07-31
TW200636931A (en) 2006-10-16
WO2006081005A2 (en) 2006-08-03
US20080087954A1 (en) 2008-04-17

Similar Documents

Publication Publication Date Title
US7361543B2 (en) Method of forming a nanocluster charge storage device
US7091130B1 (en) Method of forming a nanocluster charge storage device
EP1399965B1 (en) Isolation of sonos devices
KR101618160B1 (ko) 불휘발성 반도체 메모리 및 불휘발성 반도체 메모리의 제조 방법
US6927145B1 (en) Bitline hard mask spacer flow for memory cell scaling
TW200908304A (en) MOS semiconductor memory device
JP4901729B2 (ja) ナノクラスタ電荷蓄積デバイスの形成方法
US9105665B2 (en) Gettering agents in memory charge storage structures
WO2011090878A2 (en) Charge storage nodes with conductive nanodots
US7781831B2 (en) Semiconductor device having nitridated oxide layer and method therefor
JP7065831B2 (ja) 半導体記憶素子、半導体記憶装置、半導体システム及び制御方法
US7829936B2 (en) Split charge storage node inner spacer process
KR20100123889A (ko) Ｍｏｓ형 반도체 메모리 장치의 제조 방법 및 플라즈마 ｃｖｄ 장치
JP2004103902A (ja) 不揮発性半導体メモリ装置、および、その製造方法
US8039891B2 (en) Split charge storage node outer spacer process
JPH05145081A (ja) 半導体不揮発性記憶装置の製造方法
KR20070021271A (ko) 나노클러스터 전하 저장 장치를 형성하는 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081216

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20081216

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111220

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111222

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20120321

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120328

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120420

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120626

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130703

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130827

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees