TWI362910B - - Google Patents

Download PDF

Info

Publication number
TWI362910B
TWI362910B TW097121743A TW97121743A TWI362910B TW I362910 B TWI362910 B TW I362910B TW 097121743 A TW097121743 A TW 097121743A TW 97121743 A TW97121743 A TW 97121743A TW I362910 B TWI362910 B TW I362910B
Authority
TW
Taiwan
Prior art keywords
insulating layer
layer
wiring
core
softening temperature
Prior art date
Application number
TW097121743A
Other languages
English (en)
Chinese (zh)
Other versions
TW200904293A (en
Inventor
Shigeo Nishino
Hiroyuki Takasaka
Nagayoshi Matsuo
Hiroyuki Okabe
Original Assignee
Hitachi Cable
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable filed Critical Hitachi Cable
Publication of TW200904293A publication Critical patent/TW200904293A/zh
Application granted granted Critical
Publication of TWI362910B publication Critical patent/TWI362910B/zh

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • H05K3/4655—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern by using a laminate characterized by the insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0129—Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0141—Liquid crystal polymer [LCP]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0154—Polyimide
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0183—Dielectric layers
    • H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/386—Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
TW097121743A 2007-06-14 2008-06-11 Multilayer wiring substrate and manufacturing method thereof TW200904293A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007157787A JP5151265B2 (ja) 2007-06-14 2007-06-14 多層配線基板及び多層配線基板の製造方法

Publications (2)

Publication Number Publication Date
TW200904293A TW200904293A (en) 2009-01-16
TWI362910B true TWI362910B (cg-RX-API-DMAC10.html) 2012-04-21

Family

ID=40189100

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097121743A TW200904293A (en) 2007-06-14 2008-06-11 Multilayer wiring substrate and manufacturing method thereof

Country Status (5)

Country Link
US (1) US8178191B2 (cg-RX-API-DMAC10.html)
JP (1) JP5151265B2 (cg-RX-API-DMAC10.html)
KR (1) KR200455172Y1 (cg-RX-API-DMAC10.html)
CN (1) CN101325846B (cg-RX-API-DMAC10.html)
TW (1) TW200904293A (cg-RX-API-DMAC10.html)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20110113980A (ko) * 2010-04-12 2011-10-19 삼성전자주식회사 필름을 포함한 다층 인쇄회로기판 및 그 제조 방법
US8780576B2 (en) 2011-09-14 2014-07-15 Invensas Corporation Low CTE interposer
KR101348546B1 (ko) 2011-10-03 2014-01-07 히타치가세이가부시끼가이샤 도전 패턴의 형성 방법, 도전 패턴 기판 및 터치 패널 센서
KR101420520B1 (ko) * 2012-11-07 2014-07-17 삼성전기주식회사 인쇄회로기판 및 이의 제조방법
JP6304377B2 (ja) * 2014-06-23 2018-04-04 株式会社村田製作所 樹脂基板組合せ構造体
JP5979516B2 (ja) * 2015-02-18 2016-08-24 パナソニックＩｐマネジメント株式会社 プリント配線板及びその製造方法
JP2016219452A (ja) * 2015-05-14 2016-12-22 富士通株式会社 多層基板及び多層基板の製造方法
WO2018037434A1 (ja) * 2016-08-24 2018-03-01 パナソニックＩｐマネジメント株式会社 回路基板の製造方法
JP7114983B2 (ja) * 2017-03-29 2022-08-09 荒川化学工業株式会社 接着剤、フィルム状接着材、接着層、接着シート、樹脂付銅箔、銅張積層板、プリント配線板、並びに多層配線板及びその製造方法
KR102530258B1 (ko) * 2017-07-13 2023-05-08 셀링크 코포레이션 인터커넥트 회로 방법 및 장치
JP7509502B2 (ja) 2017-11-28 2024-07-02 住友電工プリントサーキット株式会社 フレキシブルプリント配線板の製造方法及びフレキシブルプリント配線板
CN110611990A (zh) * 2018-06-14 2019-12-24 鸿富锦精密工业(武汉)有限公司 印刷电路板组合及应用所述印刷电路板组合的电子装置
US11096271B1 (en) * 2020-04-09 2021-08-17 Raytheon Company Double-sided, high-density network fabrication
CN112349684B (zh) * 2020-09-28 2022-10-21 中国电子科技集团公司第二十九研究所 一种lcp封装基板、制造方法及多芯片系统级封装结构
CN112349696B (zh) * 2020-09-28 2023-05-09 中国电子科技集团公司第二十九研究所 一种lcp封装基板、制造方法及多芯片系统级封装结构
CN112349697B (zh) * 2020-09-28 2022-09-20 中国电子科技集团公司第二十九研究所 一种六层布线lcp封装基板、制造方法及多芯片系统级封装结构
CN112349683B (zh) * 2020-09-28 2022-04-26 中国电子科技集团公司第二十九研究所 一种四层布线lcp封装基板、制造方法及多芯片系统级封装结构
CN112349695B (zh) * 2020-09-28 2022-04-19 中国电子科技集团公司第二十九研究所 一种四层布线lcp封装基板、制造方法及多芯片系统级封装结构
CN112349691B (zh) * 2020-09-28 2023-05-05 中国电子科技集团公司第二十九研究所 一种气密高导热lcp封装基板、制造方法及多芯片系统级封装结构
CN112349685B (zh) * 2020-09-28 2022-05-10 中国电子科技集团公司第二十九研究所 一种六层布线lcp封装基板、制造方法及多芯片系统级封装结构
CN112349688B (zh) * 2020-09-28 2022-04-19 中国电子科技集团公司第二十九研究所 一种六层布线lcp封装基板、制造方法及多芯片系统级封装结构
CN112349689B (zh) * 2020-09-28 2022-09-20 中国电子科技集团公司第二十九研究所 一种六层布线lcp封装基板、制造方法及多芯片系统级封装结构
CN112349694B (zh) * 2020-09-28 2022-05-17 中国电子科技集团公司第二十九研究所 一种lcp封装基板、制造方法及多芯片系统级封装结构

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5719354A (en) * 1994-09-16 1998-02-17 Hoechst Celanese Corp. Monolithic LCP polymer microelectronic wiring modules
JP3329756B2 (ja) 1999-01-13 2002-09-30 山一電機株式会社 多層配線板およびその製造方法
US6326555B1 (en) * 1999-02-26 2001-12-04 Fujitsu Limited Method and structure of z-connected laminated substrate for high density electronic packaging
WO2002049404A2 (en) * 2000-12-14 2002-06-20 World Properties Inc. Liquid crystalline polymer bond plies and circuits formed therefrom
JP2002353619A (ja) * 2001-03-23 2002-12-06 Fujikura Ltd 多層配線板、多層配線用基材及びその製造方法
JP4045143B2 (ja) * 2002-02-18 2008-02-13 テセラ・インターコネクト・マテリアルズ，インコーポレイテッド 配線膜間接続用部材の製造方法及び多層配線基板の製造方法
TW200306770A (en) * 2002-02-22 2003-11-16 Fujikura Ltd Multilayer wiring board, base for multilayer wiring board, printed wiring board, and its manufacturing method
JP3945316B2 (ja) 2002-05-30 2007-07-18 株式会社デンソー 多層配線基板及びその製造方法
JP2003347747A (ja) * 2002-05-30 2003-12-05 Toppan Printing Co Ltd 多層配線基板の製造方法およびこれを用いた多層配線基板
US7260890B2 (en) * 2002-06-26 2007-08-28 Georgia Tech Research Corporation Methods for fabricating three-dimensional all organic interconnect structures
JP4064897B2 (ja) * 2002-08-28 2008-03-19 株式会社クラレ 多層回路基板およびその製造方法
US20040040651A1 (en) 2002-08-28 2004-03-04 Kuraray Co., Ltd. Multi-layer circuit board and method of making the same
US7227179B2 (en) * 2002-09-30 2007-06-05 World Properties, Inc. Circuit materials, circuits, multi-layer circuits, and methods of manufacture thereof
JP2005072187A (ja) * 2003-08-22 2005-03-17 Denso Corp 多層回路基板およびその製造方法
JP4146826B2 (ja) * 2004-09-14 2008-09-10 カシオマイクロニクス株式会社 配線基板及び半導体装置
JP2006203114A (ja) 2005-01-24 2006-08-03 Mitsubishi Plastics Ind Ltd 多層プリント配線基板
JP4722507B2 (ja) 2005-02-17 2011-07-13 新日鐵化学株式会社 繰り返し屈曲用途向け両面フレキシブル回路基板
JP4587974B2 (ja) * 2006-02-21 2010-11-24 新日鐵化学株式会社 多層プリント配線板の製造方法

Also Published As

Publication number Publication date
CN101325846B (zh) 2012-01-18
TW200904293A (en) 2009-01-16
JP2008311426A (ja) 2008-12-25
CN101325846A (zh) 2008-12-17
US20090151990A1 (en) 2009-06-18
JP5151265B2 (ja) 2013-02-27
KR200455172Y1 (ko) 2011-08-23
KR20080006405U (ko) 2008-12-18
US8178191B2 (en) 2012-05-15

Similar Documents

Publication Publication Date Title
JP5151265B2 (ja) 多層配線基板及び多層配線基板の製造方法
TWI352562B (en) Carrier member for transmitting circuits, coreless
KR100962837B1 (ko) 다층 프린트 배선 기판 및 그 제조 방법
TWI378755B (cg-RX-API-DMAC10.html)
JP2008198999A (ja) 電子素子内蔵印刷回路基板及びその製造方法
TW201004527A (en) Method of producing rigid-flex printed circuit board and rigid-flex printed circuit board
TW200921817A (en) Method of manufacturing multi-layer package substrate of copper nuclear layer
US8453322B2 (en) Manufacturing methods of multilayer printed circuit board having stacked via
KR20070084635A (ko) 다층 프린트 배선 기판 및 그 제조 방법
TW201424501A (zh) 封裝結構及其製作方法
KR101205464B1 (ko) 인쇄회로기판 제조방법
JP2004319962A (ja) フレックスリジッドプリント配線板及びその製造方法
JP2010123830A (ja) プリント配線板とその製造方法
JP2010123829A (ja) プリント配線板とその製造方法
JP2006073819A (ja) プリント配線板及びプリント配線板の作製方法
TWI249981B (en) Modularized circuit board manufacturing method
JP2004158671A (ja) 多層基板およびその製造方法
TW201204213A (en) Metode for fabricating circuit board
KR20140050799A (ko) 고집적 부품내장형 인쇄회로기판 제조방법
JP7576201B1 (ja) 多層基板の製造方法
JP4899409B2 (ja) 多層プリント配線基板及びその製造方法
JP4892924B2 (ja) 多層プリント配線基板及びその製造方法
JP2005159201A (ja) 配線基板およびその製造方法
JP2005183798A (ja) 多層プリント配線板および多層プリント配線板の製造方法
JPH10303560A (ja) 配線板の製造方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees