TWI278038B - Method of forming layers of oxide on a surface of a substrate - Google Patents

Method of forming layers of oxide on a surface of a substrate Download PDF

Info

Publication number
TWI278038B
TWI278038B TW092103374A TW92103374A TWI278038B TW I278038 B TWI278038 B TW I278038B TW 092103374 A TW092103374 A TW 092103374A TW 92103374 A TW92103374 A TW 92103374A TW I278038 B TWI278038 B TW I278038B
Authority
TW
Taiwan
Prior art keywords
substrate
oxide layer
initial
layer
thickness
Prior art date
Application number
TW092103374A
Other languages
English (en)
Chinese (zh)
Other versions
TW200304187A (en
Inventor
Karsten Wieczorek
Falk Graetsch
Stephan Kruegel
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE10207122A external-priority patent/DE10207122B4/de
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of TW200304187A publication Critical patent/TW200304187A/zh
Application granted granted Critical
Publication of TWI278038B publication Critical patent/TWI278038B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332—Making the insulator
    • H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/0134—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid with a treatment, e.g. annealing, after the formation of the insulator and before the formation of the conductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332—Making the insulator
    • H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/01342—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid by deposition, e.g. evaporation, ALD or laser deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
    • H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H10D64/01332—Making the insulator
    • H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
    • H10D64/01344—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid in a nitrogen-containing ambient, e.g. N2O oxidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
    • H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
    • H10D64/693—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0144—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0181—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Formation Of Insulating Films (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
TW092103374A 2002-02-20 2003-02-19 Method of forming layers of oxide on a surface of a substrate TWI278038B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10207122A DE10207122B4 (de) 2002-02-20 2002-02-20 Ein Verfahren zur Herstellung von Schichten aus Oxid auf einer Oberfläche eines Substrats
US10/208,308 US6703278B2 (en) 2002-02-20 2002-07-30 Method of forming layers of oxide on a surface of a substrate

Publications (2)

Publication Number Publication Date
TW200304187A TW200304187A (en) 2003-09-16
TWI278038B true TWI278038B (en) 2007-04-01

Family

ID=27766671

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092103374A TWI278038B (en) 2002-02-20 2003-02-19 Method of forming layers of oxide on a surface of a substrate

Country Status (6)

Country Link
EP (1) EP1476899B1 (https=)
JP (1) JP4145802B2 (https=)
CN (1) CN1315162C (https=)
AU (1) AU2002351408A1 (https=)
TW (1) TWI278038B (https=)
WO (1) WO2003073491A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100678321B1 (ko) 2005-12-14 2007-02-02 동부일렉트로닉스 주식회사 서로 다른 두께의 게이트 유전층들을 형성하는 방법
DE102017104906A1 (de) * 2017-03-08 2018-09-13 Olav Birlem Anordnung und Verfahren zum Bereitstellen einer Vielzahl von Nanodrähten
CN108257860A (zh) * 2018-01-19 2018-07-06 武汉新芯集成电路制造有限公司 一种栅极氧化层的制作方法
US11430701B2 (en) * 2020-09-25 2022-08-30 Taiwan Semiconductor Manufacturing Co., Ltd. Gate oxide structures in semiconductor devices
CN114765107A (zh) * 2021-01-14 2022-07-19 长鑫存储技术有限公司 半导体结构的制备方法及半导体结构
US12119222B2 (en) 2021-01-14 2024-10-15 Changxin Memory Technologies, Inc. Method for preparing semiconductor structure and semiconductor structure

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6033943A (en) * 1996-08-23 2000-03-07 Advanced Micro Devices, Inc. Dual gate oxide thickness integrated circuit and process for making same
US6087236A (en) * 1998-11-24 2000-07-11 Intel Corporation Integrated circuit with multiple gate dielectric structures
US6235590B1 (en) * 1998-12-18 2001-05-22 Lsi Logic Corporation Fabrication of differential gate oxide thicknesses on a single integrated circuit chip
KR20010004417A (ko) * 1999-06-28 2001-01-15 김영환 반도체장치의 듀얼 게이트산화막 형성 방법

Also Published As

Publication number Publication date
EP1476899A1 (en) 2004-11-17
JP4145802B2 (ja) 2008-09-03
CN1315162C (zh) 2007-05-09
TW200304187A (en) 2003-09-16
EP1476899B1 (en) 2007-03-07
CN1620718A (zh) 2005-05-25
AU2002351408A1 (en) 2003-09-09
JP2005518675A (ja) 2005-06-23
WO2003073491A1 (en) 2003-09-04

Similar Documents

Publication Publication Date Title
US6664160B2 (en) Gate structure with high K dielectric
TW541654B (en) Method of preventing semiconductor layers from bending and semiconductor device formed thereby
US7449385B2 (en) Gate dielectric and method
US6258673B1 (en) Multiple thickness of gate oxide
TW578270B (en) CMOS of semiconductor device and method for manufacturing the same
TW200910526A (en) Method of manufacturing semiconductor device
TW200843110A (en) Semiconductor device manufacturing method and semiconductor device
TWI278038B (en) Method of forming layers of oxide on a surface of a substrate
KR20040077969A (ko) 기판 표면상에서 상이한 두께의 산화물 층들을 형성하는방법
JP3102223B2 (ja) シリコン基板の酸化方法
TW200908156A (en) Method of manufacturing semiconductor device
JP2011029296A (ja) 半導体装置の製造方法および半導体装置
JP3515351B2 (ja) 半導体装置の製造方法
TW530420B (en) Semiconductor device and manufacturing method thereof
US6579766B1 (en) Dual gate oxide process without critical resist and without N2 implant
TW200402109A (en) Method for fabricating a spacer structure
JP2002270828A (ja) 半導体装置及びその製造方法
US20080227266A1 (en) Method of STI corner rounding using nitridation and high temperature thermal processing
JP2001274260A (ja) 半導体装置及びその製造方法
JP5177980B2 (ja) 半導体装置およびその製造方法
JP2917696B2 (ja) Ｃｍｏｓ半導体装置の製造方法
JPH04154170A (ja) 半導体装置及びその製造方法
JP4538978B2 (ja) 半導体装置およびその製造方法
TW561579B (en) Method for forming thickness of composite gate dielectric layer
TWI260775B (en) Ammonia-treated polysilicon semiconductor devices

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees