TWI261318B - Method for dicing wafer stacks to provide access to interior structures - Google Patents
Method for dicing wafer stacks to provide access to interior structures Download PDFInfo
- Publication number
- TWI261318B TWI261318B TW091133648A TW91133648A TWI261318B TW I261318 B TWI261318 B TW I261318B TW 091133648 A TW091133648 A TW 091133648A TW 91133648 A TW91133648 A TW 91133648A TW I261318 B TWI261318 B TW I261318B
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- stack
- slit
- composition
- cutting
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00865—Multistep processes for the separation of wafers into individual elements
- B81C1/00873—Multistep processes for the separation of wafers into individual elements characterised by special arrangements of the devices, allowing an easier separation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P54/00—Cutting or separating of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/20—Configurations of stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dicing (AREA)
- Processing Of Stones Or Stones Resemblance Materials (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/066,213 US6955976B2 (en) | 2002-02-01 | 2002-02-01 | Method for dicing wafer stacks to provide access to interior structures |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200303046A TW200303046A (en) | 2003-08-16 |
| TWI261318B true TWI261318B (en) | 2006-09-01 |
Family
ID=22068009
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW091133648A TWI261318B (en) | 2002-02-01 | 2002-11-18 | Method for dicing wafer stacks to provide access to interior structures |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6955976B2 (https=) |
| EP (1) | EP1333485A3 (https=) |
| JP (1) | JP2003234311A (https=) |
| TW (1) | TWI261318B (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9937601B2 (en) | 2003-11-13 | 2018-04-10 | Applied Materials, Inc. | Retaining ring with Shaped Surface |
Families Citing this family (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10232190A1 (de) * | 2002-07-16 | 2004-02-05 | Austriamicrosystems Ag | Verfahren zur Herstellung eines Bauelements mit tiefliegenden Anschlußflächen |
| DE10322751B3 (de) * | 2003-05-19 | 2004-09-30 | X-Fab Semiconductor Foundries Ag | Verfahren zur Herstellung eines in Kunststoff verschlossenen optoelektronischen Bauelementes |
| US7183622B2 (en) * | 2004-06-30 | 2007-02-27 | Intel Corporation | Module integrating MEMS and passive components |
| US7422962B2 (en) * | 2004-10-27 | 2008-09-09 | Hewlett-Packard Development Company, L.P. | Method of singulating electronic devices |
| US7344956B2 (en) * | 2004-12-08 | 2008-03-18 | Miradia Inc. | Method and device for wafer scale packaging of optical devices using a scribe and break process |
| US7282425B2 (en) * | 2005-01-31 | 2007-10-16 | International Business Machines Corporation | Structure and method of integrating compound and elemental semiconductors for high-performance CMOS |
| DE102006033502A1 (de) | 2006-05-03 | 2007-11-15 | Osram Opto Semiconductors Gmbh | Strahlungsemittierender Halbleiterkörper mit Trägersubstrat und Verfahren zur Herstellung eines solchen |
| US7808061B2 (en) * | 2006-07-28 | 2010-10-05 | Hewlett-Packard Development Company, L.P. | Multi-die apparatus including moveable portions |
| US7892891B2 (en) * | 2006-10-11 | 2011-02-22 | SemiLEDs Optoelectronics Co., Ltd. | Die separation |
| US8030754B2 (en) | 2007-01-31 | 2011-10-04 | Hewlett-Packard Development Company, L.P. | Chip cooling channels formed in wafer bonding gap |
| US20080181558A1 (en) | 2007-01-31 | 2008-07-31 | Hartwell Peter G | Electronic and optical circuit integration through wafer bonding |
| KR100826394B1 (ko) * | 2007-05-17 | 2008-05-02 | 삼성전기주식회사 | 반도체 패키지 제조방법 |
| US7662669B2 (en) * | 2007-07-24 | 2010-02-16 | Northrop Grumman Space & Mission Systems Corp. | Method of exposing circuit lateral interconnect contacts by wafer saw |
| US7972940B2 (en) * | 2007-12-28 | 2011-07-05 | Micron Technology, Inc. | Wafer processing |
| JPWO2010061470A1 (ja) * | 2008-11-28 | 2012-04-19 | セイコーインスツル株式会社 | ウエハおよびパッケージ製品の製造方法 |
| WO2010070753A1 (ja) * | 2008-12-18 | 2010-06-24 | セイコーインスツル株式会社 | ウエハおよびパッケージ製品の製造方法 |
| TWI513668B (zh) * | 2009-02-23 | 2015-12-21 | 精工電子有限公司 | 玻璃密封型封裝的製造方法及玻璃基板 |
| JP2012186532A (ja) | 2011-03-03 | 2012-09-27 | Seiko Instruments Inc | ウエハ、パッケージの製造方法、及び圧電振動子 |
| CN102744795A (zh) * | 2011-04-21 | 2012-10-24 | 菱生精密工业股份有限公司 | 晶圆切割方法 |
| TW201243930A (en) * | 2011-04-21 | 2012-11-01 | Lingsen Precision Ind Ltd | Wafer dicing method |
| JP5875267B2 (ja) * | 2011-07-11 | 2016-03-02 | 株式会社ディスコ | 積層ウェーハの加工方法 |
| US8980676B2 (en) * | 2012-06-25 | 2015-03-17 | Raytheon Company | Fabrication of window cavity cap structures in wafer level packaging |
| CN104340952A (zh) * | 2013-08-09 | 2015-02-11 | 比亚迪股份有限公司 | Mems圆片级真空封装方法及结构 |
| TW202516601A (zh) | 2018-09-06 | 2025-04-16 | 德克薩斯大學系統董事會 | 用於三維ics和可配置asics的奈米製造和設計技術 |
| SE546936C2 (en) | 2021-10-15 | 2025-03-11 | Skechers Usa Inc Ii | A shoe comprising a heel cup attached to an interior compressible layer |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0137988B1 (en) * | 1983-08-31 | 1989-11-29 | Texas Instruments Incorporated | Infrared imager |
| JP3584635B2 (ja) * | 1996-10-04 | 2004-11-04 | 株式会社デンソー | 半導体装置及びその製造方法 |
| US6436793B1 (en) * | 2000-12-28 | 2002-08-20 | Xerox Corporation | Methods of forming semiconductor structure |
-
2002
- 2002-02-01 US US10/066,213 patent/US6955976B2/en not_active Expired - Fee Related
- 2002-11-18 TW TW091133648A patent/TWI261318B/zh not_active IP Right Cessation
-
2003
- 2003-01-31 EP EP03250634A patent/EP1333485A3/en not_active Withdrawn
- 2003-02-03 JP JP2003025614A patent/JP2003234311A/ja not_active Withdrawn
-
2005
- 2005-03-11 US US11/078,458 patent/US7042105B2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9937601B2 (en) | 2003-11-13 | 2018-04-10 | Applied Materials, Inc. | Retaining ring with Shaped Surface |
Also Published As
| Publication number | Publication date |
|---|---|
| TW200303046A (en) | 2003-08-16 |
| US6955976B2 (en) | 2005-10-18 |
| EP1333485A3 (en) | 2005-11-30 |
| US20050191791A1 (en) | 2005-09-01 |
| EP1333485A2 (en) | 2003-08-06 |
| US20030148553A1 (en) | 2003-08-07 |
| US7042105B2 (en) | 2006-05-09 |
| JP2003234311A (ja) | 2003-08-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI261318B (en) | Method for dicing wafer stacks to provide access to interior structures | |
| US10741505B2 (en) | Method of manufacturing semiconductor device and semiconductor device | |
| JP2020520118A (ja) | 処理された積層ダイ | |
| JP2011525055A (ja) | 半導体ダイ分離方法 | |
| CN102208438B (zh) | 近乎无衬底的复合功率半导体器件及其方法 | |
| JP2009088252A (ja) | ウエハのダイシング方法および半導体チップ | |
| TW201101439A (en) | Semiconductor device and method of manufacturing semiconductor device | |
| JPH0344067A (ja) | 半導体基板の積層方法 | |
| JP2009099954A (ja) | 半導体基板分割方法および半導体回路構造製造方法 | |
| CN104299898A (zh) | 半导体晶片、半导体ic芯片及其制造方法 | |
| TW201222759A (en) | Semiconductor structure and process thereof | |
| KR20150006837A (ko) | 방열 기판 및 그 제조 방법 | |
| JP2016004799A (ja) | 貼り合わせウェーハ形成方法 | |
| TW200939547A (en) | Optical device manufacturing method | |
| JP2008277778A (ja) | 半導体装置製造用積層シート | |
| JP3338360B2 (ja) | 窒化ガリウム系半導体ウエハの製造方法 | |
| CN101315871A (zh) | 晶片的制造方法与多项目晶片 | |
| TW201234553A (en) | Integrated circuit device and method of forming the same | |
| TWI233182B (en) | Method for producing separate monolithically integrated semiconductor circuits | |
| CN103493189B (zh) | 用于切割电器件的支承体的方法 | |
| TWI898154B (zh) | 用於密封矽ic之結構及方法 | |
| JP3927925B2 (ja) | 半導体接合ウエハ | |
| WO2011052104A1 (ja) | 半導体装置及びその製造方法 | |
| TWI493673B (zh) | 半導體元件及其製法 | |
| US7705432B2 (en) | Three dimensional six surface conformal die coating |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |