TWI235604B - Clock generation circuit having PLL circuit - Google Patents

Clock generation circuit having PLL circuit Download PDF

Info

Publication number
TWI235604B
TWI235604B TW090108629A TW90108629A TWI235604B TW I235604 B TWI235604 B TW I235604B TW 090108629 A TW090108629 A TW 090108629A TW 90108629 A TW90108629 A TW 90108629A TW I235604 B TWI235604 B TW I235604B
Authority
TW
Taiwan
Prior art keywords
circuit
signal
flyback
pulse
horizontal
Prior art date
Application number
TW090108629A
Other languages
English (en)
Inventor
Tatsuo Shibata
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of TWI235604B publication Critical patent/TWI235604B/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
    • G09G1/04—Deflection circuits ; Constructional details not otherwise provided for
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0464—Positioning
    • G09G2340/0478—Horizontal positioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Synchronizing For Television (AREA)
  • Details Of Television Scanning (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Description

1235604 射線管晝面上的水平移動量； ^ ，捋，更具備第二PLL電路，具有接收水平同步信 ，的弟-輸人端子，與連接於該延遲電路之輪出端子的 咏〗入鳊子及連接於该偏向輛具有的水平驅動脈衝 接收端子的輸出端子， 該第二PLL電路具備有： 第二相位比較器’具有該第二PLL電路之該第一輸 入端子及該第二輸入端子； 弟—低通濾波器’具有連接於該第二相*比較器輸 出端子的輸入端子； 哭幹壓控制振蘆器，具有連接於該第二低通濾波 輸出柒子的控制電壓端子； 第二（1/Ν)分頻器，具有連接於 盈器輸出端子的輸人料;1 電壓控制振 Π動脈衝產生部，具有連接於該第二则分 制；：子的第—輸入端子與連接於該第二電壓控 該輪出端子的第二輸入端子，用以產生水平 =動脈衝將該水平驅動脈衝由該第二PL + 出端子輸出。 兒峪之該輸 2.=請專利範圍第！項之時脈產生電路，其中，該輪入
。號線具備降壓電路。 J • 種畫像顯示裝置，且備· 項之時脈㈣第1項或第2 、心吋脈產生電路，以及， 陰極射線管；其中， 312448更正本 1235604 該陰極射線管# ^ ^ Λ ^ ^ ^ ，、/、備偏向軛，該偏向軛具備連接於 6玄輸入"ie 5虎線之一端的返細於 、 返馳脈衝輪出端子，及連接於該 第二PLL電路之輸出端子的水平驅動脈衝接收端子。
312448更正本 3
TW090108629A 2000-09-26 2001-04-11 Clock generation circuit having PLL circuit TWI235604B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000291706A JP2002101316A (ja) 2000-09-26 2000-09-26 クロック生成回路及び画像表示装置

Publications (1)

Publication Number Publication Date
TWI235604B true TWI235604B (en) 2005-07-01

Family

ID=18774750

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090108629A TWI235604B (en) 2000-09-26 2001-04-11 Clock generation circuit having PLL circuit

Country Status (3)

Country Link
US (1) US6795043B2 (zh)
JP (1) JP2002101316A (zh)
TW (1) TWI235604B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI420449B (zh) * 2005-10-18 2013-12-21 Samsung Display Co Ltd 平面顯示器及其驅動方法

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003189116A (ja) * 2001-12-14 2003-07-04 Sanyo Electric Co Ltd 駆動回路
TW561783B (en) * 2002-03-12 2003-11-11 Via Tech Inc Image processing method and device
TW527824B (en) * 2002-03-12 2003-04-11 Via Tech Inc Adative-deflicker processing method and adaptive deflicker filter
TW563353B (en) * 2002-03-12 2003-11-21 Via Tech Inc Clock signal synthesizer with multiple frequency outputs and method for synthesizing clock signal
US7102398B1 (en) * 2004-06-30 2006-09-05 National Semiconductor Corporation Circuit for two PLLs for horizontal deflection
US7612598B2 (en) * 2007-04-27 2009-11-03 Semiconductor Energy Laboratory Co., Ltd. Clock signal generation circuit and semiconductor device
US8619938B2 (en) * 2007-12-28 2013-12-31 Mediatek Inc. Clock generation devices and methods
US8526559B2 (en) * 2008-05-30 2013-09-03 Mediatek Inc. Communication systems and clock generation circuits thereof with reference source switching
US8451971B2 (en) * 2008-05-30 2013-05-28 Mediatek Inc. Communication systems, clock generation circuits thereof, and method for generating clock signal

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1557199A (en) * 1976-01-06 1979-12-05 Standard Telephones Cables Ltd Liquid crystal display cells
JPS54134452A (en) * 1978-04-10 1979-10-18 Hitachi Ltd Quest-host type liquid crystal display device
US4380372A (en) * 1980-08-20 1983-04-19 Kabushiki Kaisha Daini Seikosha Phase transition mode liquid crystal display device
US4490741A (en) * 1982-10-08 1984-12-25 Heath Company Synchronization signal stabilization for video image overlay
JP2714112B2 (ja) * 1989-03-10 1998-02-16 株式会社日立製作所 テレビジョン受像機
US5223931A (en) * 1990-03-26 1993-06-29 Thomson Consumer Electronics, Inc. Synchronized scanning at horizontal frequency
CA2038780C (en) * 1990-03-26 1995-10-24 Todd J. Christopher Adjustable video/raster phasing for horizontal deflection system
US5043813A (en) * 1990-03-26 1991-08-27 Thomson Consumer Electronics, Inc. Display locked timing signals for video processing
US5453863A (en) * 1991-05-02 1995-09-26 Kent State University Multistable chiral nematic displays
US5247229A (en) * 1992-01-17 1993-09-21 Zenith Electronics Corporation Adaptive scan control having horizontal scan locked clock system
US5889566A (en) * 1994-04-11 1999-03-30 Advanced Display Systems, Inc. Multistable cholesteric liquid crystal devices driven by width-dependent voltage pulse
US5625477A (en) * 1994-04-11 1997-04-29 Advanced Display Systems, Inc. Zero field multistable cholesteric liquid crystal displays
US5748277A (en) * 1995-02-17 1998-05-05 Kent State University Dynamic drive method and apparatus for a bistable liquid crystal display
US6154190A (en) * 1995-02-17 2000-11-28 Kent State University Dynamic drive methods and apparatus for a bistable liquid crystal display
US5933203A (en) * 1997-01-08 1999-08-03 Advanced Display Systems, Inc. Apparatus for and method of driving a cholesteric liquid crystal flat panel display
US6268840B1 (en) * 1997-05-12 2001-07-31 Kent Displays Incorporated Unipolar waveform drive method and apparatus for a bistable liquid crystal display
JPH10319932A (ja) * 1997-05-16 1998-12-04 Sony Corp ディスプレイ装置
JP3270406B2 (ja) 1998-12-08 2002-04-02 エヌイーシーマイクロシステム株式会社 ポジション制御回路
US6532052B1 (en) * 1999-08-23 2003-03-11 Kent Displays, Inc. Brightness enhancement for bistable cholesteric displays

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI420449B (zh) * 2005-10-18 2013-12-21 Samsung Display Co Ltd 平面顯示器及其驅動方法

Also Published As

Publication number Publication date
US20020036598A1 (en) 2002-03-28
JP2002101316A (ja) 2002-04-05
US6795043B2 (en) 2004-09-21

Similar Documents

Publication Publication Date Title
US20060038810A1 (en) Image signal processing apparatus and phase synchronization method
TWI235604B (en) Clock generation circuit having PLL circuit
JP3395818B2 (ja) Ｐｌｌ回路とそれを用いた信号処理装置
TWI309509B (zh)
WO1999012344A1 (fr) Generateur de signal de synchronisation
JPS5834065B2 (ja) 水平同期回路を有するテレビジヨン受像機
JP3520082B2 (ja) ビデオ処理のための表示ロックされたタイミング信号
JP2011150373A (ja) 表示パネル制御回路および表示パネル制御方法
US6172711B1 (en) Sychronize processing circuit for multiscan display devices
JPH1155602A (ja) デジタル位相合わせ装置
EP0966153B1 (en) Video signal synchronizing apparatus
KR101300993B1 (ko) 타이밍 신호 발생 장치
JPH10191093A (ja) デジタル水平フライバック制御回路
JP2794693B2 (ja) 水平偏向回路
JP2004056229A (ja) 光伝送装置、および、光伝送方式
JP3782735B2 (ja) サンプリングクロック発生回路およびこれを用いるデータ受信装置
TW511277B (en) Semiconductor integrated circuit
KR100907100B1 (ko) 영상 수평 동기신호에 대한 도트 클록신호 발생장치
JP2006186548A (ja) 位相同期回路
JP2846858B2 (ja) ２次元／３次元映像変換装置
JP4540246B2 (ja) 偏向回路
JP2001203563A (ja) 発振回路および自動周波数制御回路
JP2001527313A (ja) 位相同期ループ周波数発生源におけるロードプルを減少させる方法と装置
JP2000175069A (ja) 歪み補正回路
JPH04319869A (ja) 位相同期回路

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees