TW468212B - Method for fabricating a semiconductor structure including a metal oxide interface with silicon - Google Patents

Method for fabricating a semiconductor structure including a metal oxide interface with silicon Download PDF

Info

Publication number
TW468212B
TW468212B TW089120550A TW89120550A TW468212B TW 468212 B TW468212 B TW 468212B TW 089120550 A TW089120550 A TW 089120550A TW 89120550 A TW89120550 A TW 89120550A TW 468212 B TW468212 B TW 468212B
Authority
TW
Taiwan
Prior art keywords
layer
oxide
substrate
silicon
semiconductor structure
Prior art date
Application number
TW089120550A
Other languages
English (en)
Inventor
Jamal Ramdani
Ravindranath Droopad
Zhiyi Jimmy Yu
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of TW468212B publication Critical patent/TW468212B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/24Alloying of impurity materials, e.g. doping materials, electrode materials, with a semiconductor body
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/16Oxides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/16Oxides
    • C30B29/22Complex oxides
    • C30B29/32Titanates; Germanates; Molybdates; Tungstates

Description

46 82 1 2 五、發明說明(1) 發明之領域 本發明通常係關於一種製造包含在矽基板與金屬氧化物 間之矽酸鹽界面之半導體結構之方法,特別是關於一種使 用原子層沈積或原子層外延製造包含種籽層之界面。 發明之背景 穩定矽(s i )表面最適於金屬氧化物薄膜在矽上之後續外 延生長供各種裝置應用,例如,鐵電體或高介電常數氧化 物供非揮發性高密度記憶體及次一代MOS裝置用。對高K金 屬氧化物之後續生長,關鍵是在S i表面上設置穩定過渡 層。 若干報導之此等氧化物如BaO及BaTi03在矽(100)上之生 長係以BaSi2(立方體的)模板為基礎,在850。(:以上溫度下 使用分子束外延法沈積1/4單層之Ba在Si (100)上。參照例 如,R. McKee 等人,Appl. Phys. Lett. 59(7), 782-784 頁(1991 ’8,12) ;R· McKee 等人,Appl. Phys, Lett. 63 (20) , 2818-2820 頁(1993 , 11 , 15) ;R· McKee 等人, Mat. Res. Soc. Symp. Proc·,VoL 21,13 卜 135 頁 (1 9 91 ) ; US專利5 2 2 5 0 3 1,1 9 9 3,7,6刊印,標題為"以外 延方式沈積氧化物在矽基板上之方法及用該法製備之結構 及US專利5482003,1 996,1,9刊印,標題為"沈積外 延驗土氧化物在基板上之方法及用該法製備之結構"。提 出具有c(4x2)結構之矽化锶(SrSi2)界面型式。參照例 如:R. McKee等人,Phys. Rev. Lett· 81(14) , 3014 U 9 98 ’ 1 〇 ’ 5 )。然而,此提出結構之原子位準模擬顯示
46 821 2 五、發明說明〔2) 在高溫下其可能不穩定。 使用SrO缓衝層SrTiOs在矽(100)上之生長已達成。參照 例如.T. Tambo 專人,Jpn. j. App 1. Phys. ’ v01 37 ( 1 998 ),4454-4459頁。然而,SrO緩衝層相當厚(1〇〇 A ),因而限制電晶體膜之應用,結晶性無法維持整個生 長。
此外,使用SrO或TiOx之厚氧化物層(60_12〇A)在矽上 生長SrTi03。參照例如:Β. κ· Moon等人,Jpn j Appl. Phys.,V〇i. 33 ( 1 994 ),1 4 72_1 477 頁。·黧 衝層會限制電晶體之應用。 、寻原級 高K氧化物對次一代M0SFE丁應用極重要。通常, 此等已知結構中,其係使用分子束外延(mbe)、脈波雷射 Ϊ T:)J'賤及/或金屬有機化學蒸氣沉積⑽_)製 == 法中,很難控制氧化石夕界面以達賴 t物-致性及在溝槽上之符合性。因此,需要UJ,,: ,可,石夕基板與金屬氧化物層間提供較佳界自 簡 :大制。在M0SFET製置中具有抑制之燒製功效以
心=:::目的為提供-種製造薄又穩走以㈣ 本發明之另一目的為提供一種劁
物界面之半導體結構之方法,1為以矽與金屬氧: 率製造。 ’、马了靠又可以適應高生J
第5頁 4 6 82 1 2 五、發明說明(3) 發明之概述 上述及其他問題至小 造半導體結構之方部份被解決,上述及其他目的以製 表面之砂基板、藉現,該方法包括步驟為,提供具有 成包含矽酸鹽物;】=層沉積(ald)在發基板之表面上形 層上形成一層或多軒層及藉原子層沉積(ald)在種軒 附圖之簡單說明a两介電常數氧化物層° 參照附圖: 圖1例示'其上形成右 半導體基板之第一1各干氧化物層並根據本發明之清潔 圖2例示根據本發明體^之截面圖; 形成之界面種籽層夕丄使用原子層沉積之具有由石夕酸鹽廣 圖3例示其上形+導體基板之截面圖; 構之第二具體例之栽氫層並根據本發明之清潔半導體結 、戳面圖; 圖4例示其上形成古 構之截面圖; 有氧化物層並根據本發明之半導體結 圖5例示根據本發日日地 形成之界面種籽屛之上\用原子層沉積之具有由矽酸鹽層 fil fi -f- iP ^之半V體基板之截面圖; 圖b例不根據本發 3 方法; 月使用原子層沉積形成界面種籽層之 圖7例示根據本發 示之結構上形成之古入使原子層沉積之具有在圖2及5所 之截面圖;及 阿;丨電⑦數金屬氧化物層之半導體基板 圖8例示根據本私Ε 7 « χ月使用原子層沉積形成高介電常數金
第6頁 468212 五、發明說明
屬氧化層之方法β 圖據本發明使用原子層沉積之具有形成在圖2及 3 ^ ,"構上之高介電常數金屬氧化物層之半導體基板 之截面圖。 土 較佳具體例之說明 ,二揭二®物"教不—種製造具有矽基板之界面之高介電常襄 (尚K金屬虱化物之方法,該方法乃基於使用原子層沉積 (ALD)以形成鹼土金屬氧化物層之後續生長所需之穩定矽 Ϊ Ϊ Γ層。因此’揭示一種使用原子層沉積生長種籽層 與金屬氧化物層之新穎方法。 為了在矽(s〇基板與.一層或多層高介電常數(高κ)金屬 氧化,,間形成新穎介面,可使用二種特定利用原子層沉 積之提議,端視基板而定。第一例將開始提供用形成在表 面上^具有一氧化矽(Si〇2)iSi基板。二氧化矽被揭示如 同,淨氧化物形成,或利用熱或化學技術。s丨〇2為非晶而 非單結晶,希望是在基板上生長種籽層物質以產生介面 層。第二例將開始提供受到氫(H)鈍化之Si基板,藉以在 表面上形成氫(H)層。
現回_至附圖,其中所有圖中相同元件以相同號數標示, 圖1所不Si基板10,其上具有表面丨2及31〇2層14。在此特 別具體例中,一旦矽基板1〇暴露至空氣(氧)時,^〇2層14 自然存在(純淨氧化物)β此外,s i 〇2層丨4可以習知技藝已 知之可控制方式,例如’藉在高溫下施加氧在表面12之加 熱方式,或使用標準化學蝕刻過程之化學方式刻意形成。
d6 821 2
4 6 82 1 2 五、發明說明(6) 供所述之特殊具體例用’但本發明不限於特殊溫度或塵力 範圍。 在一替代具體例中’且如圖3 - 6所示,揭示具有經氫(η ) 鈍化之表面12’之Si基體10’ ,因而其上形成有氫(η)層 1 3。須知類似於圖3-5组件之所有圖1及2之組件皆以類似 號數標示’加入單一分號以示不同具體例。在此特殊具體 例中’氫(Η )層1 3係藉氫鈍化技術以可控制方式形成。 新穎種籽層(先前所述)係使用原子層沉積形成 百无 氫(Η)層13係在尚溫’較佳超過3〇〇 下,自表面12,解 吸。其次,Si基板10’之表面12’被暴露至Si先質,如石夕你 (SiH4)、二矽烷(SiH6)等及金屬先質如铪(Hf)、鳃(Sr)、 錯(Zr·)等’圖4中通常指;[5,在等於T1之時間時,如圖6許 示,意指30。基板10’係在溫度通常為丨⑽它巧⑽亡,在一 2佳具體例中溫度為250 t及大氣壓力為〇· 5m托爾下,暴 露至先質。一旦沈積先質時,表面丨7係用惰性氣體如氣、 r )、氮(N2)或氦(H e)沖洗3 2 —段時間,τ 2,如圖4及6所 示,以除去任何多餘物質。然後堆積物暴露34至用電漿或 ::電漿之氧⑻、水⑽)、氧化亞氮(M)或氧化氮⑽: 時間’尸,以氧化Si與金屬之層15,藉以形成種種狩 ,通常類似於圖2之種軒層2〇。最後,種軒_,, 如圖6所示,帛氬(Ar)、氮(Μ或氦(He)沖洗% 任何多餘氧(0)。 成 此步韓提供穩定;Ε夕酸鹽在已 ,特別是種籽層2 0 ’之形成。 被氫鈍化之矽基板上之形 種籽層20’之厚度大約為若
第9頁
^68212 --- 五、發明說明(υ - *^
干 vu JS 1〇早曰。’明確而言,範圍為5 —1〇〇 A,較佳厚度範圍為 25 A。在此特殊具體例中,原子層沈積被重複若干循 二’較佳為4-5循環,以形成若干單層。因此,化學反應 發生形成氧化矽姶(HfSi〇4)、氧化矽鉛(ZrSi〇4)、氧化矽 銀(SrSi〇4)等作為種籽層2〇,。 須知’具有Μβυ之組合物之組件(x),其中厂〇至1於 層2 0中’可使用在導入反應室内前混合之金屬與矽之先 質流動調整供較佳控制。特別是,可使用分級組合物,藉 以使用ALD之所得最後層沈積使唯一金屬氧化物層不含 石夕。 現參照圖7、8及9 ’高介電常數氧化物層40之形成係藉 原子層沈積完成。首先’種籽層2〇被暴露5〇至金屬先質, 如給(Hf)、链(Sr)、結(Zr)、鑭(La)、鋁(Ai)、紀(Y)、 鈦(Ti)、鋇(Ba)、鑭銃(LaSc)等一段時間,T1,藉以在種 籽層20之表面21上形成層42。種籽層20在溫度通常為1〇〇 °C- 5 0 0 °C ’在一較佳具體例中溫度為250 °C及大氣壓力為 0.5m托爾下暴露50至金屬先質。其次,層42之表面43係用 惰性氣體如氬(Ar)、氮(N2)或氦(He )沖洗5 2 —段時間, 丁2,以除去任何多餘金屬先質。最後,半導體結構被暴露 54炱用或不用電漿之氧(〇2)、水(1120)、氧化亞氮(1'|2〇)或 氧化氮(N 0) —段時間,T 3,以氧化層4 2,特別是形成高κ 金屬氧化物層40之金屬先質,如圖9所示。揭示的是,高κ 金屬氧化物層40因而包括高介電常數氧化物中至少一個, 其瘥自氧化給(Hf02)、氧化锆(Zr02)、鈦酸锶(srTi03)、
第10頁 46 821 2 五、發明說明(8) 氧化鑭(La2〇3)、氧化釔(Y2〇3)、氧化鈦(Ti02)、鈦酸鋇 (BaTi03)、鋁酸鑭(LaAi〇3)、氧化銃鑭(LaSc03)及氧化鋁 (A 1203 )之群。 至於最後步驟,層40係用氬(Ar)、氮(N2)、氦(He)等沖 洗5 6,以除去任何多餘氧。重複此原子層沈積規定循環 數,以形成具所欲厚度之高κ氧化物。 因此,揭示一種本文所述使用原子層沈積(ALD)製造以 矽1 0之薄種籽層2 0之方法β此藉原子層沈積形成之矽酸鹽 層提供厚度及組合物在;^面積上之兩精確控制。另亦達成 溝槽内之生長之一致性β在沈積過程之各循環中,種類之 移動在表面上會增加。

Claims (1)

  1. 46 82 1 2 六、申請專利範圍 1 ·種製造半導體結構之方法,包括步驟為: =供具有表面之矽基板; :f子層沈積在矽基板之表面上形成種籽層;及 氧化ί ϊ Γ層沈積在種狩層上形成—層或多層高介電常數 乂: f 1 ?專利範圍第1項之製造半導體結構之方法, ^ ,、土板之步驟包括提供其上形成有氧化矽之基板之 史驟。 I3中專利範圍第2項之製造半導體結構之方法, 八中措原子層沈積形成種籽層 氧化物層在氧化秒之矣品L /巴括沈積金屬 Μ Ά R m ^ 表面上 '用惰性氣體沖洗金屬氧化物 層反應金屬氧化物與氧化梦 二專利範圍第1項之製造半導^^法, 基:基板之步驟包括藉氫鈍化提供其上形成有氫層之 其5中:範圍第4項之製造半導體結構之方法, 在基板上之氫層、暴露秒基板至解吸= 石夕層以除去任何多餘石夕及金層、;惰性氣體沖洗 至用電漿或不用電漿之至少一個氧:、暴露矽層,表面 氣(m20)或氧化氮⑽)以氡化石夕與2、水义〇)、氧化亞 -氧化的單層,及用惰性氣體沖洗d?以形成單 6.根據申請專利範圍第5項 ^化的卓層之步驟。 之衣造半導體結構之方法,
    46B212 六、申請專利範圍 進步包括重複原子層沈積以形成單層之+ 复由根據申請專利範圍第1項之製造半導體驟。 以::層沈積形成—層或多層常數構之:法’ 二驟包括暴露種籽層至金屬先电常數軋化物層之 匕屬層藉《形⑽以氧 洗巩化的單層之步驟。 增及用惰性氣體沖 8·根據申請專利範圍第7項之 進—步包括重複;^子js + # 、 導體結構之方法, 物層。重複原子層沈積以形成具所欲厚度之高κ氧化 9·提體結構之方法,包括步驟為: ,伢具有表面之矽基板; 藉原子層沈積在矽美柄 由矽酸鹽物質所形成表面上形成種籽層,種籽層 氣化層沈積在種軒層上形成-層或多層高介電常數 I 〇 ·根據申請專利範囡 其中藉原子層沈積來ώ d 、之忒造半導體結構之方法, 成選自氧化矽鰓(Sr酸鹽物質之種籽層之步驟包括形 II ·根據申請專利範 法,其中藉原子層沈積在二項居之製造半導體結構之方 常數氧化物層之步騍包报層上形成一層或多層高介電 括形成選自氧化铪(Hf02)、氧化錯
    第13頁 4S 82 1 2 #、申料穩m ' — (2r"02)、鈦酸鳃(SrTi〇j、氧化鑭、氧化釔(乙ο》 、氧化鈦(Ti〇2)、鈦酸鋇(BaTi03)、鋁酸鑭(LaA103)、氧 化敍鑭(LaScOs)及氧化鋁(八12〇3)之群之高介電常數氧化物 層。 1 2 _根據申請專利範圍第丨丨項之製造半導體結構之方 法,其中提供基板之步驟包括提供其上形成有氧化矽之基 板之步驟。 1 3.根據申請專利範圍第丨2項之製造半導體結構之方 法,其中藉原子層沈積形成種籽層之步驟進一步包括沈積 金屬氧化物層在氧化矽之表面上、用惰性氣體沖洗金屬氧 化物層、將金屬氧化物與氧化矽反應以形成選自氧化矽勰 (SrSi04)、氧化矽鉛(ZrSi04)及氧化矽姶(HfSi〇4)之群之 矽酸鹽物之步驟。 1 4 _根據申請專利範圍第11項之製造半導體結構之方 法,其中提供基板之步驟包括藉氫鈍化提供其上形成有氫 唐之基板。 < 1 5.根據申請專利範圍第14項之製造半導體結構之方 法’其中藉原子層沈積形成種籽層之步驟進—步包括解吸 形成在基板上之虱層、暴露石夕基板至^夕先質及在碎基板之 表面上形成矽與金屬層之至少一個金屬先質、.用惰性氣體 沖洗矽層以除去任何多餘矽及金屬先質物質、暴露石夕層之 表面至用電漿或不用電漿之至少一個氧(〇2)、水(化〇)、氧 化亞氮(NgO)或氧化氮(NO)以氧化矽與金屬之層,藉以形 成單一氧化的單層,及用惰性氣體沖洗氧化的單層之步
    第14頁 d6 821 2 六、申請專利範圍 ' ^ " 驟。 、1 6.根據申請專利範圍第1 5項之製造半導體結構之方 法’進一步包括重複原子層沈積以形成氧化的單層之步 驟。 、17.根據+申請專利範圍第11項之製造半導體結構之方 ^ ’其中藉原子層沈積形成一層或多層高介電常數氧化物 s之步驟包括暴露種籽層至金屬先質’藉以形成金屬層、 用情f氣體沖洗金屬層、暴露金屬層至用電漿或不用電漿 之f少一個氧(0)、水(H2o)、氡化亞氮(Nz0)或氧化氮(N0) 以卓化金屬層藉以形成單一高K氧化的單層,及用惰性氣 體沖洗氧化的單層之步驟。 、1 8.根據申請專利範圍第1 7項之製造半導體結構之方 f" ’進一步包括重複原子層沈積以形成具所欲厚度之高K 氣化物層。 19. 一種製造半導體結構之方法,包括步驟為: 提供具有表面之矽基板; 、藉f子層沈積在矽基板之表面上形成種籽層,種籽層 由選自氧化發鋪(SrSi〇4)、氧化矽錘(ZrSi〇4)及氧化矽銓 (Η ϊ S i 〇4)之群之石夕酸鹽物質所形成;及 ^藉原子層沈積在種籽層上形成一層或多層高介電常數 氧化物層,南介電常數氧化物層選自氧化铪(H f 〇2)、氧化 锆(Zr02)、鈦酸锶(srTi〇3)、氧化鑭(La2〇3)、氧化釔 (y2〇3)、氧化鈦(Ti〇2)、鈦酸鋇(BaTi〇3)、鋁酸鑭(LaA1〇3) 、氧化銃鑭(LaSc03)及氧化鋁(Al2〇3)之群。
    第15頁 46 82 彳 2
    第16頁
TW089120550A 1999-10-25 2000-10-03 Method for fabricating a semiconductor structure including a metal oxide interface with silicon TW468212B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US42594599A 1999-10-25 1999-10-25

Publications (1)

Publication Number Publication Date
TW468212B true TW468212B (en) 2001-12-11

Family

ID=23688685

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089120550A TW468212B (en) 1999-10-25 2000-10-03 Method for fabricating a semiconductor structure including a metal oxide interface with silicon

Country Status (7)

Country Link
US (1) US20020146895A1 (zh)
EP (1) EP1096042A1 (zh)
JP (1) JP2001189312A (zh)
KR (1) KR100714378B1 (zh)
CN (1) CN1196172C (zh)
SG (1) SG99871A1 (zh)
TW (1) TW468212B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7678633B2 (en) 2005-11-24 2010-03-16 National Tsing Hua University Method for forming substrates for MOS transistor components and its products

Families Citing this family (122)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7141278B2 (en) * 2000-06-08 2006-11-28 Asm Genitech Korea Ltd. Thin film forming method
US6620723B1 (en) 2000-06-27 2003-09-16 Applied Materials, Inc. Formation of boride barrier layers using chemisorption techniques
US7405158B2 (en) 2000-06-28 2008-07-29 Applied Materials, Inc. Methods for depositing tungsten layers employing atomic layer deposition techniques
US7732327B2 (en) 2000-06-28 2010-06-08 Applied Materials, Inc. Vapor deposition of tungsten materials
US6551929B1 (en) 2000-06-28 2003-04-22 Applied Materials, Inc. Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques
US7964505B2 (en) 2005-01-19 2011-06-21 Applied Materials, Inc. Atomic layer deposition of tungsten materials
KR100693781B1 (ko) * 2000-10-25 2007-03-12 주식회사 하이닉스반도체 단원자층 증착법을 이용한 실리케이트 형성 방법
US6765178B2 (en) 2000-12-29 2004-07-20 Applied Materials, Inc. Chamber for uniform substrate heating
US6825447B2 (en) 2000-12-29 2004-11-30 Applied Materials, Inc. Apparatus and method for uniform substrate heating and contaminate collection
US6951804B2 (en) 2001-02-02 2005-10-04 Applied Materials, Inc. Formation of a tantalum-nitride layer
US7588989B2 (en) * 2001-02-02 2009-09-15 Samsung Electronic Co., Ltd. Dielectric multilayer structures of microelectronic devices and methods for fabricating the same
US7371633B2 (en) * 2001-02-02 2008-05-13 Samsung Electronics Co., Ltd. Dielectric layer for semiconductor device and method of manufacturing the same
KR20020064624A (ko) * 2001-02-02 2002-08-09 삼성전자 주식회사 반도체소자의 유전체막 및 그 제조방법
US6878206B2 (en) 2001-07-16 2005-04-12 Applied Materials, Inc. Lid assembly for a processing system to facilitate sequential deposition techniques
US6660126B2 (en) 2001-03-02 2003-12-09 Applied Materials, Inc. Lid assembly for a processing system to facilitate sequential deposition techniques
US6734020B2 (en) 2001-03-07 2004-05-11 Applied Materials, Inc. Valve control system for atomic layer deposition chamber
EP1256638B1 (en) * 2001-05-07 2008-03-26 Samsung Electronics Co., Ltd. Method of forming a multi-components thin film
JP4639000B2 (ja) * 2001-05-21 2011-02-23 パナソニック株式会社 Mis型半導体装置及びその製造方法
US6828218B2 (en) * 2001-05-31 2004-12-07 Samsung Electronics Co., Ltd. Method of forming a thin film using atomic layer deposition
TW564550B (en) 2001-06-05 2003-12-01 Hitachi Ltd Semiconductor device
JP3863391B2 (ja) 2001-06-13 2006-12-27 Necエレクトロニクス株式会社 半導体装置
DE10130936B4 (de) * 2001-06-27 2004-04-29 Infineon Technologies Ag Herstellungsverfahren für ein Halbleiterbauelement mittels Atomschichtabscheidung/ALD
US7211144B2 (en) 2001-07-13 2007-05-01 Applied Materials, Inc. Pulsed nucleation deposition of tungsten layers
KR20030018134A (ko) * 2001-08-27 2003-03-06 한국전자통신연구원 조성과 도핑 농도의 제어를 위한 반도체 소자의 절연막형성 방법
US6800519B2 (en) 2001-09-27 2004-10-05 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US6916398B2 (en) 2001-10-26 2005-07-12 Applied Materials, Inc. Gas delivery apparatus and method for atomic layer deposition
US7780785B2 (en) 2001-10-26 2010-08-24 Applied Materials, Inc. Gas delivery apparatus for atomic layer deposition
DE10153288A1 (de) * 2001-10-31 2003-05-15 Infineon Technologies Ag Herstellungsverfahren für ein Halbleiterbauelement
DE10156932A1 (de) * 2001-11-20 2003-05-28 Infineon Technologies Ag Verfahren zur Abscheidung dünner Praseodymoxid-Schichten mittels ALD/CVD-Verfahren
US6729824B2 (en) 2001-12-14 2004-05-04 Applied Materials, Inc. Dual robot processing system
US6953730B2 (en) 2001-12-20 2005-10-11 Micron Technology, Inc. Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics
US6620670B2 (en) 2002-01-18 2003-09-16 Applied Materials, Inc. Process conditions and precursors for atomic layer deposition (ALD) of AL2O3
US6911391B2 (en) 2002-01-26 2005-06-28 Applied Materials, Inc. Integration of titanium and titanium nitride layers
US6998014B2 (en) 2002-01-26 2006-02-14 Applied Materials, Inc. Apparatus and method for plasma assisted deposition
US6827978B2 (en) 2002-02-11 2004-12-07 Applied Materials, Inc. Deposition of tungsten films
US6893984B2 (en) 2002-02-20 2005-05-17 Micron Technology Inc. Evaporated LaA1O3 films for gate dielectrics
US6833161B2 (en) 2002-02-26 2004-12-21 Applied Materials, Inc. Cyclical deposition of tungsten nitride for metal oxide gate electrode
US6825134B2 (en) 2002-03-26 2004-11-30 Applied Materials, Inc. Deposition of film layers by alternately pulsing a precursor and high frequency power in a continuous gas flow
US6720027B2 (en) 2002-04-08 2004-04-13 Applied Materials, Inc. Cyclical deposition of a variable content titanium silicon nitride layer
US6846516B2 (en) 2002-04-08 2005-01-25 Applied Materials, Inc. Multiple precursor cyclical deposition system
US7279432B2 (en) 2002-04-16 2007-10-09 Applied Materials, Inc. System and method for forming an integrated barrier layer
KR100468729B1 (ko) 2002-04-25 2005-01-29 삼성전자주식회사 Hcd 소스를 이용하여 실리콘 산화막을 원자층 증착하는방법
US7205218B2 (en) 2002-06-05 2007-04-17 Micron Technology, Inc. Method including forming gate dielectrics having multiple lanthanide oxide layers
US7135421B2 (en) * 2002-06-05 2006-11-14 Micron Technology, Inc. Atomic layer-deposited hafnium aluminum oxide
US7067439B2 (en) * 2002-06-14 2006-06-27 Applied Materials, Inc. ALD metal oxide deposition process using direct oxidation
US6858547B2 (en) 2002-06-14 2005-02-22 Applied Materials, Inc. System and method for forming a gate dielectric
US20030232501A1 (en) 2002-06-14 2003-12-18 Kher Shreyas S. Surface pre-treatment for enhancement of nucleation of high dielectric constant materials
US7221586B2 (en) 2002-07-08 2007-05-22 Micron Technology, Inc. Memory utilizing oxide nanolaminates
KR100505668B1 (ko) * 2002-07-08 2005-08-03 삼성전자주식회사 원자층 증착 방법에 의한 실리콘 산화막 형성 방법
US6921702B2 (en) 2002-07-30 2005-07-26 Micron Technology Inc. Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US6884739B2 (en) 2002-08-15 2005-04-26 Micron Technology Inc. Lanthanide doped TiOx dielectric films by plasma oxidation
JP2004091829A (ja) * 2002-08-30 2004-03-25 Tokyo Electron Ltd エッチング方法及びエッチング装置
US7079377B2 (en) * 2002-09-30 2006-07-18 Joachim Hossick Schott Capacitor and method for producing a capacitor
US7540920B2 (en) 2002-10-18 2009-06-02 Applied Materials, Inc. Silicon-containing layer deposition with silicon compounds
US7101813B2 (en) 2002-12-04 2006-09-05 Micron Technology Inc. Atomic layer deposited Zr-Sn-Ti-O films
US7262133B2 (en) * 2003-01-07 2007-08-28 Applied Materials, Inc. Enhancement of copper line reliability using thin ALD tan film to cap the copper line
DE10309728B4 (de) * 2003-02-26 2009-06-04 IHP GmbH - Innovations for High Performance Microelectronics/Institut für innovative Mikroelektronik Verfahren zur Herstellung von Si-Wafern mit einer Lanthanoid-Silikat-Schicht
US7084076B2 (en) 2003-02-27 2006-08-01 Samsung Electronics, Co., Ltd. Method for forming silicon dioxide film using siloxane
US7192892B2 (en) * 2003-03-04 2007-03-20 Micron Technology, Inc. Atomic layer deposited dielectric layers
US7183186B2 (en) 2003-04-22 2007-02-27 Micro Technology, Inc. Atomic layer deposited ZrTiO4 films
US7256982B2 (en) * 2003-05-30 2007-08-14 Philip Michael Lessner Electrolytic capacitor
DE10340202A1 (de) * 2003-08-28 2005-04-14 IHP GmbH - Innovations for High Performance Microelectronics/Institut für innovative Mikroelektronik Herstellungsverfahren für ein Halbleiterbauelement mit Praseodymoxid-Dielektrikum
US7132338B2 (en) 2003-10-10 2006-11-07 Applied Materials, Inc. Methods to fabricate MOSFET devices using selective deposition process
US7166528B2 (en) 2003-10-10 2007-01-23 Applied Materials, Inc. Methods of selective deposition of heavily doped epitaxial SiGe
US8501594B2 (en) 2003-10-10 2013-08-06 Applied Materials, Inc. Methods for forming silicon germanium layers
DE10357756B4 (de) * 2003-12-10 2006-03-09 Infineon Technologies Ag Verfahren zur Herstellung von Metall-Oxynitriden durch ALD-Prozesse unter Verwendung von NO und/oder N2O
US20060088952A1 (en) * 2004-01-21 2006-04-27 Groves James F Method and system for focused ion beam directed self-assembly of metal oxide island structures
US7078302B2 (en) 2004-02-23 2006-07-18 Applied Materials, Inc. Gate electrode dopant activation method for semiconductor manufacturing including a laser anneal
DE102004012856A1 (de) * 2004-03-16 2005-06-30 Infineon Technologies Ag Herstellungsverfahren für eine Halbleiterstruktur und entsprechende Halbleiterstruktur
US20050252449A1 (en) 2004-05-12 2005-11-17 Nguyen Son T Control of gas flow and delivery to suppress the formation of particles in an MOCVD/ALD system
US8323754B2 (en) 2004-05-21 2012-12-04 Applied Materials, Inc. Stabilization of high-k dielectric materials
US8119210B2 (en) 2004-05-21 2012-02-21 Applied Materials, Inc. Formation of a silicon oxynitride layer on a high-k dielectric material
US7601649B2 (en) 2004-08-02 2009-10-13 Micron Technology, Inc. Zirconium-doped tantalum oxide films
US7081421B2 (en) 2004-08-26 2006-07-25 Micron Technology, Inc. Lanthanide oxide dielectric layer
US7588988B2 (en) 2004-08-31 2009-09-15 Micron Technology, Inc. Method of forming apparatus having oxide films formed using atomic layer deposition
US7494939B2 (en) 2004-08-31 2009-02-24 Micron Technology, Inc. Methods for forming a lanthanum-metal oxide dielectric layer
JP4309320B2 (ja) * 2004-09-13 2009-08-05 株式会社東芝 半導体装置及びその製造方法
US7682940B2 (en) 2004-12-01 2010-03-23 Applied Materials, Inc. Use of Cl2 and/or HCl during silicon epitaxial film formation
US7560395B2 (en) 2005-01-05 2009-07-14 Micron Technology, Inc. Atomic layer deposited hafnium tantalum oxide dielectrics
US7235492B2 (en) 2005-01-31 2007-06-26 Applied Materials, Inc. Low temperature etchant for treatment of silicon-containing surfaces
US7508648B2 (en) 2005-02-08 2009-03-24 Micron Technology, Inc. Atomic layer deposition of Dy doped HfO2 films as gate dielectrics
US7374964B2 (en) 2005-02-10 2008-05-20 Micron Technology, Inc. Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics
US7498247B2 (en) 2005-02-23 2009-03-03 Micron Technology, Inc. Atomic layer deposition of Hf3N4/HfO2 films as gate dielectrics
US7687409B2 (en) 2005-03-29 2010-03-30 Micron Technology, Inc. Atomic layer deposited titanium silicon oxide films
US7365027B2 (en) 2005-03-29 2008-04-29 Micron Technology, Inc. ALD of amorphous lanthanide doped TiOx films
US7390756B2 (en) 2005-04-28 2008-06-24 Micron Technology, Inc. Atomic layer deposited zirconium silicon oxide films
US7662729B2 (en) 2005-04-28 2010-02-16 Micron Technology, Inc. Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer
US7651955B2 (en) 2005-06-21 2010-01-26 Applied Materials, Inc. Method for forming silicon-containing materials during a photoexcitation deposition process
US7648927B2 (en) 2005-06-21 2010-01-19 Applied Materials, Inc. Method for forming silicon-containing materials during a photoexcitation deposition process
US7927948B2 (en) 2005-07-20 2011-04-19 Micron Technology, Inc. Devices with nanocrystals and methods of formation
US7402534B2 (en) 2005-08-26 2008-07-22 Applied Materials, Inc. Pretreatment processes within a batch ALD reactor
KR100660890B1 (ko) * 2005-11-16 2006-12-26 삼성전자주식회사 Ald를 이용한 이산화실리콘막 형성 방법
DE102005062917A1 (de) * 2005-12-29 2007-07-12 Infineon Technologies Ag Atomlagenabscheideverfahren
FR2896618B1 (fr) * 2006-01-23 2008-05-23 Soitec Silicon On Insulator Procede de fabrication d'un substrat composite
US7709402B2 (en) 2006-02-16 2010-05-04 Micron Technology, Inc. Conductive layers for hafnium silicon oxynitride films
US20070237697A1 (en) * 2006-03-31 2007-10-11 Tokyo Electron Limited Method of forming mixed rare earth oxide and aluminate films by atomic layer deposition
US7674337B2 (en) 2006-04-07 2010-03-09 Applied Materials, Inc. Gas manifolds for use during epitaxial film formation
US7798096B2 (en) 2006-05-05 2010-09-21 Applied Materials, Inc. Plasma, UV and ion/neutral assisted ALD or CVD in a batch tool
KR101160930B1 (ko) 2006-07-31 2012-06-29 어플라이드 머티어리얼스, 인코포레이티드 카본-함유 실리콘 에피택셜 층을 형성하는 방법
US7776765B2 (en) 2006-08-31 2010-08-17 Micron Technology, Inc. Tantalum silicon oxynitride high-k dielectrics and metal gates
US7605030B2 (en) 2006-08-31 2009-10-20 Micron Technology, Inc. Hafnium tantalum oxynitride high-k dielectric and metal gates
US7759747B2 (en) 2006-08-31 2010-07-20 Micron Technology, Inc. Tantalum aluminum oxynitride high-κ dielectric
US7563730B2 (en) 2006-08-31 2009-07-21 Micron Technology, Inc. Hafnium lanthanide oxynitride films
JP5039396B2 (ja) * 2007-02-19 2012-10-03 ローム株式会社 半導体装置の製造方法
US8367560B2 (en) * 2007-06-15 2013-02-05 Hitachi Kokusai Electric Inc. Semiconductor device manufacturing method
JP5286565B2 (ja) * 2007-06-15 2013-09-11 株式会社日立国際電気 半導体装置の製造方法、基板処理方法および基板処理装置
US7759237B2 (en) 2007-06-28 2010-07-20 Micron Technology, Inc. Method of forming lutetium and lanthanum dielectric structures
US7659158B2 (en) 2008-03-31 2010-02-09 Applied Materials, Inc. Atomic layer deposition processes for non-volatile memory devices
US20100062149A1 (en) 2008-09-08 2010-03-11 Applied Materials, Inc. Method for tuning a deposition rate during an atomic layer deposition process
US8491967B2 (en) 2008-09-08 2013-07-23 Applied Materials, Inc. In-situ chamber treatment and deposition process
JP2010056582A (ja) * 2009-12-10 2010-03-11 Tokyo Electron Ltd 誘電体膜の形成方法
CN102110650A (zh) 2009-12-29 2011-06-29 中国科学院微电子研究所 一种半导体器件及其制造方法
US9269580B2 (en) 2011-06-27 2016-02-23 Cree, Inc. Semiconductor device with increased channel mobility and dry chemistry processes for fabrication thereof
KR20160122915A (ko) 2015-04-14 2016-10-25 에스케이하이닉스 주식회사 전자 장치
KR20150102302A (ko) 2014-02-28 2015-09-07 에스케이하이닉스 주식회사 전자 장치 및 그 제조 방법
US9865806B2 (en) 2013-06-05 2018-01-09 SK Hynix Inc. Electronic device and method for fabricating the same
US10490741B2 (en) 2013-06-05 2019-11-26 SK Hynix Inc. Electronic device and method for fabricating the same
KR20150036985A (ko) * 2013-09-30 2015-04-08 에스케이하이닉스 주식회사 전자 장치 및 그 제조 방법
KR20160073782A (ko) 2014-12-17 2016-06-27 에스케이하이닉스 주식회사 전자 장치 및 그 제조 방법
KR20140142929A (ko) 2013-06-05 2014-12-15 에스케이하이닉스 주식회사 반도체 장치 및 그 제조 방법, 이 반도체 장치를 포함하는 마이크로 프로세서, 프로세서, 시스템, 데이터 저장 시스템 및 메모리 시스템
US10367137B2 (en) 2014-12-17 2019-07-30 SK Hynix Inc. Electronic device including a semiconductor memory having a variable resistance element including two free layers
US20230317634A1 (en) * 2022-04-05 2023-10-05 Applied Materials, Inc. Coatings with diffusion barriers for corrosion and contamination protection

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01270591A (ja) * 1988-04-20 1989-10-27 Seiko Epson Corp 誘電体膜の形成方法
US5482003A (en) * 1991-04-10 1996-01-09 Martin Marietta Energy Systems, Inc. Process for depositing epitaxial alkaline earth oxide onto a substrate and structures prepared with the process
US5225031A (en) * 1991-04-10 1993-07-06 Martin Marietta Energy Systems, Inc. Process for depositing an oxide epitaxially onto a silicon substrate and structures prepared with the process
US5194397A (en) * 1991-06-05 1993-03-16 International Business Machines Corporation Method for controlling interfacial oxide at a polycrystalline/monocrystalline silicon interface
JPH08335580A (ja) * 1995-06-08 1996-12-17 Sharp Corp 誘電体薄膜の製造方法及びそれを用いた強誘電体記憶素子の製造方法
US5783495A (en) * 1995-11-13 1998-07-21 Micron Technology, Inc. Method of wafer cleaning, and system and cleaning solution regarding same
US6191011B1 (en) * 1998-09-28 2001-02-20 Ag Associates (Israel) Ltd. Selective hemispherical grain silicon deposition
US6248459B1 (en) * 1999-03-22 2001-06-19 Motorola, Inc. Semiconductor structure having a crystalline alkaline earth metal oxide interface with silicon
US6241821B1 (en) * 1999-03-22 2001-06-05 Motorola, Inc. Method for fabricating a semiconductor structure having a crystalline alkaline earth metal oxide interface with silicon

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7678633B2 (en) 2005-11-24 2010-03-16 National Tsing Hua University Method for forming substrates for MOS transistor components and its products

Also Published As

Publication number Publication date
SG99871A1 (en) 2003-11-27
CN1196172C (zh) 2005-04-06
EP1096042A1 (en) 2001-05-02
KR20010051012A (ko) 2001-06-25
CN1302080A (zh) 2001-07-04
KR100714378B1 (ko) 2007-05-07
JP2001189312A (ja) 2001-07-10
US20020146895A1 (en) 2002-10-10

Similar Documents

Publication Publication Date Title
TW468212B (en) Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US6709989B2 (en) Method for fabricating a semiconductor structure including a metal oxide interface with silicon
JP4133659B2 (ja) CMOSアプリケーション用の多重高κゲート誘電体を堆積する方法
TWI423334B (zh) 作為閘極介電質之經Zr取代BaTiO3膜之原子層沈積(ALD)
TW464951B (en) Method for fabricating a semiconductor structure having a stable crystalline interface with silicon
US7442415B2 (en) Modulated temperature method of atomic layer deposition (ALD) of high dielectric constant films
TWI312196B (en) Capacitor with nano-composite dielectric layer and method for fabricating the same
US7153708B2 (en) Seed layer processes for MOCVD of ferroelectric thin films on high-k gate oxides
US20050260357A1 (en) Stabilization of high-k dielectric materials
CN107452742B (zh) 半导体强电介质存储元件的制造方法和半导体强电介质存储晶体管
TW200427858A (en) Atomic layer deposition of high k dielectric films
KR20020005432A (ko) 도핑된 지르코늄, 또는 지르코늄 유사 유전막 트랜지스터구조물 및 이의 퇴적 방법
JP2001267566A (ja) 多層誘電体スタックおよびその方法
KR20010022272A (ko) 층형상초격자재료 및 abo₃형 금속산화물을 제조하고,산소에 노출시키는 일없이 이들 재료를 포함하는전자디바이스를 제작하는 방법
Chang et al. Achieving atomistic control in materials processing by plasma–surface interactions
Bao et al. Improved electrical properties of (Pb, La) TiO 3 thin films using compositionally and structurally compatible LaNiO 3 thin films as bottom electrodes
Wilk et al. Improved film growth and flatband voltage control of ALD HfO/sub 2/and Hf-Al-O with n/sup+/poly-Si gates using chemical oxides and optimized post-annealing
KR100682931B1 (ko) 비정질 유전막 및 그 제조 방법
TWI260350B (en) Atomic layer deposition with hydroxylation pre-treatment
TWI289893B (en) Method for producing a dielectric material on a semiconductor device and semiconductor device
Yu et al. The Effect of Annealing Temperature on Electrical Properties of SrBi2Ta2O9/Insulators/Si (MFIS) Structure for NDRO‐type FRAM Devices
Conley Jr et al. Alternating Pulse Deposition of High-k Metal Oxide Thin Films using Hf (NO3) 4 as a Metal and an Oxygen Source with Multiple in-situ Annealing
Yan Electrical properties of titanium dioxide prepared by metalorganic chemical vapor deposition as a new gate dielectric

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees