TW375806B - Process for preparing self-align contact window - Google Patents

Process for preparing self-align contact window

Info

Publication number
TW375806B
TW375806B TW087103175A TW87103175A TW375806B TW 375806 B TW375806 B TW 375806B TW 087103175 A TW087103175 A TW 087103175A TW 87103175 A TW87103175 A TW 87103175A TW 375806 B TW375806 B TW 375806B
Authority
TW
Taiwan
Prior art keywords
contact window
dielectric
align contact
drain electrode
self
Prior art date
Application number
TW087103175A
Other languages
English (en)
Inventor
Jian-Li Guo
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW087103175A priority Critical patent/TW375806B/zh
Priority to US09/113,481 priority patent/US6153457A/en
Application granted granted Critical
Publication of TW375806B publication Critical patent/TW375806B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor
    • H10B12/485—Bit line contacts

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
TW087103175A 1998-03-05 1998-03-05 Process for preparing self-align contact window TW375806B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW087103175A TW375806B (en) 1998-03-05 1998-03-05 Process for preparing self-align contact window
US09/113,481 US6153457A (en) 1998-03-05 1998-07-10 Method of fabricating self-align-contact

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW087103175A TW375806B (en) 1998-03-05 1998-03-05 Process for preparing self-align contact window

Publications (1)

Publication Number Publication Date
TW375806B true TW375806B (en) 1999-12-01

Family

ID=21629619

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087103175A TW375806B (en) 1998-03-05 1998-03-05 Process for preparing self-align contact window

Country Status (2)

Country Link
US (1) US6153457A (zh)
TW (1) TW375806B (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100247933B1 (ko) * 1997-08-22 2000-03-15 윤종용 버티드 콘택을 갖는 반도체 소자 및 그 제조방법
US6228731B1 (en) * 1999-08-16 2001-05-08 Taiwan Semiconductor Manufacturing Company Re-etched spacer process for a self-aligned structure
US6483153B1 (en) * 1999-10-14 2002-11-19 Advanced Micro Devices, Inc. Method to improve LDD corner control with an in-situ film for local interconnect processing
KR100423904B1 (ko) * 2002-03-26 2004-03-22 삼성전자주식회사 모스 트랜지스터에 접속되는 콘택을 가진 반도체 장치의제조방법
US8816409B2 (en) * 2010-07-15 2014-08-26 United Microelectronics Corp. Metal-oxide semiconductor transistor
KR101778286B1 (ko) * 2011-01-03 2017-09-13 삼성전자주식회사 3차원 반도체 장치의 제조 방법
TWI573189B (zh) * 2013-03-06 2017-03-01 聯華電子股份有限公司 氮化物材料移除方法
US10388654B2 (en) * 2018-01-11 2019-08-20 Globalfoundries Inc. Methods of forming a gate-to-source/drain contact structure
CN110875389A (zh) * 2018-08-31 2020-03-10 立锜科技股份有限公司 能降低导通电阻的mos元件及其制造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5466636A (en) * 1992-09-17 1995-11-14 International Business Machines Corporation Method of forming borderless contacts using a removable mandrel
US5759867A (en) * 1995-04-21 1998-06-02 International Business Machines Corporation Method of making a disposable corner etch stop-spacer for borderless contacts
US5723381A (en) * 1995-09-27 1998-03-03 Siemens Aktiengesellschaft Formation of self-aligned overlapping bitline contacts with sacrificial polysilicon fill-in stud
US5897372A (en) * 1995-11-01 1999-04-27 Micron Technology, Inc. Formation of a self-aligned integrated circuit structure using silicon-rich nitride as a protective layer
US5814553A (en) * 1996-05-09 1998-09-29 United Microelectronics Corp. Method of fabricating self-align contact window with silicon nitride side wall
US5985724A (en) * 1996-10-01 1999-11-16 Advanced Micro Devices, Inc. Method for forming asymmetrical p-channel transistor having nitrided oxide patterned to selectively form a sidewall spacer
JP3042444B2 (ja) * 1996-12-27 2000-05-15 日本電気株式会社 半導体装置の製造方法
US5990524A (en) * 1997-12-18 1999-11-23 Advanced Micro Devices, Inc. Silicon oxime spacer for preventing over-etching during local interconnect formation
TW388104B (en) * 1998-03-04 2000-04-21 United Microelectronics Corp Structure and fabricating method of self-aligned contact
TW404009B (en) * 1999-01-27 2000-09-01 United Microelectronics Corp The method of manufacturing self-aligned contact (SAC)

Also Published As

Publication number Publication date
US6153457A (en) 2000-11-28

Similar Documents

Publication Publication Date Title
KR960014718B1 (en) Method of manufacturing transistor
KR960002690A (ko) 저저항 게이트전극을 갖는 반도체소자의 제조방법
EP1564799A3 (en) Semiconductor device and method for manufacturing the same
TW349260B (en) A method of forming a semiconductor device, a self-aligned overlapping bitline contact as well as a product formed by the method
TW375806B (en) Process for preparing self-align contact window
EP0148595A3 (en) Method of fabricating mesa mosfet using overhang mask and resulting structure
KR970013411A (ko) 일방향, 경사형 채널 반도체 디바이스 형성 방법
KR950021786A (ko) 모스펫(mosfet) 및 그 제조방법
KR100361534B1 (en) Method for fabricating transistor
KR100304975B1 (ko) 반도체소자제조방법
KR970003709A (ko) 반도체 소자의 제조방법
KR0157872B1 (ko) 모스형 전계효과 트랜지스터 및 그 제조방법
TW347568B (en) Process of anti-penetration ion implantation with reduced contact capacitance
TW288199B (en) Process of fabricating lightly doped drain with inverse-T-shaped gate
KR0161842B1 (ko) 트랜지스터 제조방법
KR100236063B1 (ko) 게이트 다결정 실리콘의 식각방법
TW346647B (en) MOSFET with self-aligned silicide and gate-side air-gap structure
TW252216B (en) Process of lightly doped drain transistor component
TW351850B (en) New contact process using skew contact etching for polysilicide ladder
KR19980021224A (ko) 반도체 소자의 제조방법
TW247369B (en) Process for integrated circuit
KR960002568A (ko) 반도체 소자의 콘택홀 형성방법
TW288159B (en) Process of fabricating integrated circuit with lightly doped drain structure
TW335559B (en) The method to form a lightly doped drain in thin film transistor
JPS6480078A (en) Vertical field-effect transistor