TW300324B - - Google Patents
Download PDFInfo
- Publication number
- TW300324B TW300324B TW085102017A TW85102017A TW300324B TW 300324 B TW300324 B TW 300324B TW 085102017 A TW085102017 A TW 085102017A TW 85102017 A TW85102017 A TW 85102017A TW 300324 B TW300324 B TW 300324B
- Authority
- TW
- Taiwan
- Prior art keywords
- dielectric material
- organic dielectric
- layer
- material layer
- item
- Prior art date
Links
- 239000003989 dielectric material Substances 0.000 claims description 52
- 229910052751 metal Inorganic materials 0.000 claims description 31
- 239000002184 metal Substances 0.000 claims description 31
- 238000000034 method Methods 0.000 claims description 29
- 239000000758 substrate Substances 0.000 claims description 15
- 238000005530 etching Methods 0.000 claims description 12
- 238000000059 patterning Methods 0.000 claims description 8
- 239000000463 material Substances 0.000 claims description 4
- 238000001039 wet etching Methods 0.000 claims description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 3
- 239000010931 gold Substances 0.000 claims description 3
- 229910052737 gold Inorganic materials 0.000 claims description 3
- 238000001020 plasma etching Methods 0.000 claims description 3
- 238000002679 ablation Methods 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- 238000000206 photolithography Methods 0.000 claims description 2
- 238000000151 deposition Methods 0.000 claims 4
- PCTMTFRHKVHKIS-BMFZQQSSSA-N (1s,3r,4e,6e,8e,10e,12e,14e,16e,18s,19r,20r,21s,25r,27r,30r,31r,33s,35r,37s,38r)-3-[(2r,3s,4s,5s,6r)-4-amino-3,5-dihydroxy-6-methyloxan-2-yl]oxy-19,25,27,30,31,33,35,37-octahydroxy-18,20,21-trimethyl-23-oxo-22,39-dioxabicyclo[33.3.1]nonatriaconta-4,6,8,10 Chemical compound C1C=C2C[C@@H](OS(O)(=O)=O)CC[C@]2(C)[C@@H]2[C@@H]1[C@@H]1CC[C@H]([C@H](C)CCCC(C)C)[C@@]1(C)CC2.O[C@H]1[C@@H](N)[C@H](O)[C@@H](C)O[C@H]1O[C@H]1/C=C/C=C/C=C/C=C/C=C/C=C/C=C/[C@H](C)[C@@H](O)[C@@H](C)[C@H](C)OC(=O)C[C@H](O)C[C@H](O)CC[C@@H](O)[C@H](O)C[C@H](O)C[C@](O)(C[C@H](O)[C@H]2C(O)=O)O[C@H]2C1 PCTMTFRHKVHKIS-BMFZQQSSSA-N 0.000 claims 1
- 244000291564 Allium cepa Species 0.000 claims 1
- 241000406668 Loxodonta cyclotis Species 0.000 claims 1
- 239000011159 matrix material Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 67
- 230000000903 blocking effect Effects 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 238000001228 spectrum Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- WQZGKKKJIJFFOK-VFUOTHLCSA-N beta-D-glucose Chemical compound OC[C@H]1O[C@@H](O)[C@H](O)[C@@H](O)[C@@H]1O WQZGKKKJIJFFOK-VFUOTHLCSA-N 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000012044 organic layer Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
- C23F1/00—Etching metallic material by chemical means
- C23F1/02—Local etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0571—Dual purpose resist, e.g. etch resist used as solder resist, solder resist used as plating resist
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0597—Resist applied over the edges or sides of conductors, e.g. for protection during etching or plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
- H05K3/0032—Etching of the substrate by chemical or physical means by laser ablation of organic insulating material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
- H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
- H05K3/061—Etching masks
- H05K3/064—Photoresists
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/043—Dual dielectric
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Ceramic Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Description
A7 B7 五、發明説明(1) 本發明背景 本發明大體有關各種積體電路處理方法,尤其有關藉 形成一蝕刻阻斷層製作金屬化基質之方法Ο 習用蝕刻阻斷層材料舉例言之如光阻蝕刻材料典型上 係在飽刻後予以移除0本發明受讓人前曾開發一種使用蝕 刻阻斷有機層及將蝕刻狙斷層遺留於定位之後縝濕蝕刻步 騍之方法0此項本發明揭示於1993年九月10日提出之名稱 爲〜電子互連結構之相位光罩雷射製法"之美國專利申請 案第08/119,925號中〇 此一專利申請案中揭示之發明使用相位光罩雷射機製 (切削)法以製作一高密度精細圖案徵貌電互連結構,譬 如半導體晶圓、多晶片模組、及微電機元件〇相位光罩雷 射機製程序勾勒金屬導體圖案〇導體圖案係用一相位光罩 雷射製圖案之介電層作爲導體濕蝕刻遮罩層,或使用全像 相位光罩雷射微機製法減除金屬予以製作〇 經濟部中央標準局貝工消費合作社印製 使用本發明,有一第一介電材料層形成於基質上,一 金屬層形成於該第一介電材料層上,而且一第二介電材料 層形成於該金屬層上〇 —相位光罩置放於該第二介電材料 層面上,其內具有一預定相位圖案定義一與一互連結構對 應之金屬導體圖案〇然後用該相位光罩處理該第二介電材 料層以形成該互連結構0該第二介電材料層所形成之蝕刻 光罩無需在蝕刻金屬之後予以移除,而予製成足夠薄至不, 擾亂中間層介電層(一額外置放之介電層)之總厚度關係 ,從而將該中間介電層之電容保持於其所希冀之値上0 本紙張尺度適用中國國家標準(CNS ) A4規格( 210X297公釐) 經濟部中央標準局員工消費合作社印製 ^_;__ 五、發明説明(2) 然而,一懸垂突棚形成於該金屬層之上方,而此有可 能在置放中間層介電層時導致空$包陷且形成潛在破壞之 氣泡〇因此,本發明之一目的爲提供一種形成消除此等潛 在問題之供用於製作金屬化積體電路基質一類之蝕刻阻斷 層之改良方法0 本發明捺述 爲符合以上及其他目的,依據本發明之各項原理,在 一基質上沉積一金屬層,並在該金屬層面上沉積一較薄之 有機介電材料層0該有機介電材料薄層之沉積厚度爲夠薄 至當用作蝕刻阻斷層供底下之金屬層嗣後蝕刻圖案化時具 有蝕刻阻力,但夠厚至不具有針孔瑕疵〇該有機介電材料 薄層之沉積厚度典型爲例如一微米之譜〇然後使所沉積之 有機介電材料薄層乾燥或部份固化。固化之量視圖案蝕刻 環境及化學而定〇然後以該薄有機介電材料用作阻斷層而 用濕或乾反應離子蝕刻程序蝕刻底下之金餳層0由於該有 機介電材料薄層爲乾燥或僅部份固化,故其在後練以一額 外之較厚有機介電材料層被覆並兼將二層完全固化時依順 於已蝕刻之底下金屬層〇 更明確言之,在蝕刻底下之金屬層後留下極薄之乾燥 或部份固化有機介電層,並形成一懸垂之突棚。該懸垂之 突棚有可能在後續被覆以額外之有機介電材料時包住空氣 ,除非其變形而變成依順於已蝕刻金屬層之緣上〇藉由沉, 稹該有機材料薄層至一極小之厚度(約一微米)並故意不 將其完全固化,該有機介電材料薄層變成更具塑性故而變 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) (請先閱讀背面之注意事項寫本頁) -裝- 訂 泉 經濟部中央標準局負工消費合作社印製 A7 B7 五、發明説明(3) 形俾於完全固化時依順於底下已蝕刻金屬層之緣〇此在將 厚層之有機介電材料沉稹於蝕刻阻斷層面上並兼使二層完 全固化時,防止形成空氣包陷及氣泡。 本發明可用於製作沉積型多晶片模組(MCM-D)大面板 高密度多層互連(HDMI)基質之類。 簡要圖說 本發明各種特色與優點可參考以下詳述連同附圖而更 迅即了解,其中相同之參考數字指示相同之構造元件,圖 中: 圖1 一 4例示依據本發明各項原理形成蝕刻阻斷層之 方法之各處理步驟;而 圖5爲詳述本發明處理流程之流程圖。 本發明詳述 請參考各圖式;圖1至4顯示依據本發明各項原理使 用一有機介電蝕刻阻斷層23製作金屬化基質21之方法10之 各處理步驟。亦請參考圖5,其乃一詳述本方法10之處理 流程之流程圖〇 請參考圖1;提供一基質21 (步驟11),並在基質21 上沉積一金屬層22 (步驟12) 〇基質21典型上包含一底層 ,可由金屬製成而在其上置放一介電層例如矽、聚亞醯胺 ,或撓性基質材料〇底下之金藺層22典型上包含例如鋁。 —較薄之有機介電材料層23沉積(步驟13)於先前沉積之 底下金藺層2 2之面上〇該較薄之有機介電材料層2 3係沉積‘ 成例如一微米左右之厚度。將該較薄有機介電材料層23乾 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) -6- (請先閱讀背面之注意事項各¥'寫本頁) .裝· 訂 泉 經濟部中央梂準局員工消費合作社印製 A7 B7 五、發明説明(4 ) 燥(步驟14),但不予完全固化。固化之量視所採用之圖 案蝕刻環境及化學而定〇舉例言之,該有機介電材料薄層 2 3係固化至不溶於所用濕蝕刻流體內之點。此例如可能爲 以250 之溫度加熱該構造達小時之譜。 請參考圖2 ;該較薄之有機介電材料層23係以習用方 式圖案化(步驟15),譬如使用準分子雷射直接切除程序 或例如光石印程序〇圖案化步驟15將部份之較薄有機介電 材料層2 3去除,而將有機介電材料2 3留在需要金屬之處〇 然後通過已圖案化之有機介電材料薄層23蝕刻底下之金屬 層22 (步驟16),典型上係使用濕蝕刻程序或乾反應離子 蝕刻程序〇 請參考圖3 ;蝕刻步驟16將較薄之有機介電材料層23 固定遺留於底下金屬層22上〇該有機介電材料薄層23因蝕 刻步驟16而被下切。 請參考圖4 ;已蝕刻之薄層有機介電材料23及底下之 金屬層22於是被覆以一所需厚度之較厚有機介電材料層24 (步驟17) 〇該較厚有機介電材料層24之厚度典型爲例如 9-10微米之譜。然後使已蝕刻之有機介電材料薄層23及該 較厚之有機介電材料層24同時完全固化(步驟18),以使 該有機介電材料薄層23依順於底下之已圖案化金屬層22 〇 此固化步驟1 8消除空氣泡沬或氣泡之形成。 迄此,業已說明一新穎且改良之使用有機介電蝕刻阻 斷層將金賜化基質圖案化之方法〇應了解,所述具體形式 僅例示代表本發明各項原理應用之許多特定具體形式中之 ^紙張尺度適用中國國家標準(〇呢)人4規格(210’犬297公釐) ~ -7- ---------„---裝------訂.---^----(泉 (請先閱讀背面之注意事項4填寫本頁) A7 B7 五、發明説明(5 ) 一些〇顯然,有許多及其他之配置可迅即由業界技術熟練 人員設計出而不背離本發明之範疇〇 ---------„---裝-------訂----^----(泉 (請先閱讀背面之注意事項再填寫本頁) 經濟部中央標準局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS ) A4規格(210X 297公釐)
Claims (1)
- 經濟部中央橾準局属工消費合作社印装 A8 B8 C8 D8 六、申請專利範圍 1 .一種製作金溷化基質(21)之方法(1〇),係以下列各 步驟爲其特徵: 提供(11) 一基質(21); 沉稹(12) —金屬層(22)於該基質U1)上; 沉積(12)—較薄之有機介電材料層(23)於該金藺層 (22)上; 將該較薄之有機介電材料層(23)部份固化(14); 將該部份經固化之較薄有機介電材料層(23)圖案化 (15); 通過已圖案化之有機介電材料層(23)蝕刻(16)底下 之金屬層(22)以留下位於底下已圖案化金屬層(22)上方之 較薄有機介電材料層(23); 以一較厚之有機介電材料層(24)將已蝕刻之有機介 電材料層(23)及底下之金觴層(22)被覆至所需之厚度;以 及 使已蝕刻之有機介電材料層(23)及該較厚之有機介 電材料層(24)同時完全固化(18),以使該有機介電材料薄 層(23)依順於底下之已圖案化金屬層(22 )〇 2. 如申請專利範圍第1項之方法(10),其中將一金屬 層(22)沉積於基質(21)上之步驟之特徵爲於基質(21)上沉 積一鋁層〇 3. 如申請專利範圍第1項之方法(10),其中沉積一較 薄之有機介電材料層(23)之步驟之特徵爲將該有機介電材 料層(23)沉積成約一微米之厚度〇 本紙張尺度逋用中國國家標準(CNS > Μ規格.(210X297公在) ~ ' -----IΚ---裝------訂丨丨-----^ (請先閲讀背面之注意事項再填寫本頁) ABCD 經濟部中央梂準局貞工消费合作社印裝 々、申請專利範圍 4. 如申請專利範圍第1項之方法(10),其中將部份固 化之較薄有機介電材料層(23)圖案化之步驟係以使用光石 印程序將層(23)圖案化之步驟爲其特徵〇 5. 如申請專利範圍第1項之方法(10),其中將部份固 化之較薄有機介電材料層(23)圖案化之步驟係以使用準分 子雷射直接切除程序將層(23)圖案化之步驟爲其特徵〇 6. 如申請專利範圍第1項之方法(10),其中通過已圖 案化之有機介電材料層(23)蝕刻底下之金屬層(22)之步驟 係以使用濕蝕刻程序爲其特徵〇. 7. 如申請專利範圍第6項之方法(10),其中通過已圖 案化之有機介電材料層(23)蝕刻底下之金屬層(22)之步驟 將該有機介電材料薄層(23)下切。 8 .如申請專利範圍第1項之方法(1 0 ),其中通過已圖 案化之有機介電材料層(23)蝕刻底下之金屬層(22)之步驟 係以使用反應離子蝕刻程序爲其特徵。 9.如申請專利範圍第1項之方法(10),其中該較厚有 機介電材料層(24)之所需厚度約爲9-10微米。 10.如申請專利範圍第6項之方法(10),其中將該較薄 之有機介電材料層(23)部份固化之步驟(14)係以約250 *C 之溫度加熱該材料(23)約達0.5小時爲其特徵〇 本紙張尺度逋用中國國象標準(CNS ) A4規格(210X291 兮 — I I 裝 n 訂 -1 (請先閲讀背面之注意事項再填寫本頁)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/403,610 US5474956A (en) | 1995-03-14 | 1995-03-14 | Method of fabricating metallized substrates using an organic etch block layer |
Publications (1)
Publication Number | Publication Date |
---|---|
TW300324B true TW300324B (zh) | 1997-03-11 |
Family
ID=23596399
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW085102017A TW300324B (zh) | 1995-03-14 | 1996-02-16 |
Country Status (5)
Country | Link |
---|---|
US (1) | US5474956A (zh) |
JP (1) | JP2774092B2 (zh) |
FR (1) | FR2732161B1 (zh) |
GB (1) | GB2298959B (zh) |
TW (1) | TW300324B (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5538078A (en) * | 1994-04-08 | 1996-07-23 | Nippondenso Co., Ltd. | Aluminum-containing metal composite material and process for producing same |
US6258732B1 (en) | 1999-02-04 | 2001-07-10 | International Business Machines Corporation | Method of forming a patterned organic dielectric layer on a substrate |
DE10236466A1 (de) * | 2002-08-08 | 2004-02-19 | Siemens Ag | Verfahren zur Herstellung von hochfrequenztechnisch verwend-baren elektrischen Leitungsstrukturen |
US8267576B2 (en) | 2004-11-08 | 2012-09-18 | Freshpoint Holdings Sa | Time-temperature indicating device |
US7675151B1 (en) * | 2005-06-01 | 2010-03-09 | Rockwell Collins, Inc. | Silicon-based packaging for electronic devices |
WO2009149243A1 (en) * | 2008-06-04 | 2009-12-10 | G Patel | A monitoring system based on etching of metals |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS556833A (en) * | 1978-06-29 | 1980-01-18 | Nippon Mektron Kk | Cirucit board and method of manufacturing same |
US4523976A (en) * | 1984-07-02 | 1985-06-18 | Motorola, Inc. | Method for forming semiconductor devices |
US4606998A (en) * | 1985-04-30 | 1986-08-19 | International Business Machines Corporation | Barrierless high-temperature lift-off process |
JPS62117356A (ja) * | 1985-11-18 | 1987-05-28 | Sumitomo Electric Ind Ltd | 半導体装置用配線基板およびその製造方法 |
JPS62149136A (ja) * | 1985-12-23 | 1987-07-03 | Seiko Epson Corp | 半導体装置の製造方法 |
JPS6386550A (ja) * | 1986-09-30 | 1988-04-16 | Pioneer Electronic Corp | 多層配線層の形成方法 |
JPS63226931A (ja) * | 1987-03-17 | 1988-09-21 | Nec Corp | 半導体装置の製造方法 |
JP2503565B2 (ja) * | 1988-01-21 | 1996-06-05 | 三菱電機株式会社 | 半導体装置の製造方法 |
JPH02202030A (ja) * | 1989-01-31 | 1990-08-10 | Nec Corp | 半導体装置の製造方法 |
US5034091A (en) * | 1990-04-27 | 1991-07-23 | Hughes Aircraft Company | Method of forming an electrical via structure |
US5236551A (en) * | 1990-05-10 | 1993-08-17 | Microelectronics And Computer Technology Corporation | Rework of polymeric dielectric electrical interconnect by laser photoablation |
US5114757A (en) * | 1990-10-26 | 1992-05-19 | Linde Harold G | Enhancement of polyimide adhesion on reactive metals |
US5194928A (en) * | 1991-01-14 | 1993-03-16 | International Business Machines Corporation | Passivation of metal in metal/polyimide structure |
US5242864A (en) * | 1992-06-05 | 1993-09-07 | Intel Corporation | Polyimide process for protecting integrated circuits |
US5364493A (en) * | 1993-05-06 | 1994-11-15 | Litel Instruments | Apparatus and process for the production of fine line metal traces |
-
1995
- 1995-03-14 US US08/403,610 patent/US5474956A/en not_active Expired - Fee Related
-
1996
- 1996-02-16 TW TW085102017A patent/TW300324B/zh active
- 1996-02-19 GB GB9603414A patent/GB2298959B/en not_active Expired - Fee Related
- 1996-03-13 FR FR9603148A patent/FR2732161B1/fr not_active Expired - Fee Related
- 1996-03-14 JP JP8058027A patent/JP2774092B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
FR2732161B1 (fr) | 1998-04-03 |
US5474956A (en) | 1995-12-12 |
JPH08274452A (ja) | 1996-10-18 |
FR2732161A1 (fr) | 1996-09-27 |
GB9603414D0 (en) | 1996-04-17 |
JP2774092B2 (ja) | 1998-07-09 |
GB2298959A (en) | 1996-09-18 |
GB2298959B (en) | 1999-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100688826B1 (ko) | 리지드-플렉시블 인쇄회로기판 제조방법 | |
US8633392B2 (en) | Circuit board with high-density circuit patterns | |
JPH0148655B2 (zh) | ||
JPS63258055A (ja) | 電子回路装置およびその製造方法 | |
KR970019795A (ko) | 다층 회로기판 및 그 제조방법 | |
US7297285B2 (en) | Manufacturing process of emboss type flexible or rigid printed circuit board | |
TW300324B (zh) | ||
CN107809855A (zh) | 一种类载板的制作方法 | |
TW464995B (en) | Method of manufacturing substrate with bump wiring circuit and method of forming such bump | |
US20060284292A1 (en) | Package structure of chip and the package method thereof | |
TW319945B (zh) | ||
TWI524441B (zh) | 電路板及其製造方法 | |
US20060096780A1 (en) | Thin film circuit integrating thick film resistors thereon | |
US6800816B2 (en) | Wiring circuit board having bumps and method of producing same | |
US3539407A (en) | Metallized glass master plates for photoprinting | |
JPH0537151A (ja) | 薄膜多層回路形成方法 | |
JP2003243434A (ja) | 半導体装置の製造方法及び半導体装置 | |
TW418469B (en) | Micro circuit processing and transferring method | |
TW499750B (en) | Substrate strip and its manufacturing method | |
JPS6139598A (ja) | レジストパタ−ン形成法 | |
JPH05145217A (ja) | 線幅の均一性が増したエツチングの方法 | |
TW202233034A (zh) | 電路板之製造方法及其結構 | |
JPH01105536A (ja) | フォトレジストパターン形成方法 | |
JPS63291428A (ja) | 転写用バンプの形成方法 | |
JPS6035535A (ja) | 半導体装置の製造方法 |