TW201813017A - 晶片封裝結構 - Google Patents

晶片封裝結構 Download PDF

Info

Publication number
TW201813017A
TW201813017A TW106116075A TW106116075A TW201813017A TW 201813017 A TW201813017 A TW 201813017A TW 106116075 A TW106116075 A TW 106116075A TW 106116075 A TW106116075 A TW 106116075A TW 201813017 A TW201813017 A TW 201813017A
Authority
TW
Taiwan
Prior art keywords
layer
wafer
chip
molding layer
molding
Prior art date
Application number
TW106116075A
Other languages
English (en)
Other versions
TWI701773B (zh
Inventor
陳威宇
黃立賢
蘇安治
陳憲偉
Original Assignee
台灣積體電路製造股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 台灣積體電路製造股份有限公司 filed Critical 台灣積體電路製造股份有限公司
Publication of TW201813017A publication Critical patent/TW201813017A/zh
Application granted granted Critical
Publication of TWI701773B publication Critical patent/TWI701773B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486Via connections through the substrate with or without pins
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20Structure, shape, material or disposition of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241Disposition
    • H01L2224/24151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/83005Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06548Conductive via connections through the substrate, container, or encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06596Structural arrangements for testing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

一種晶片封裝結構,晶片封裝結構包括:一第一晶片、一第二晶片及一第三晶片。第二晶片位於第一晶片與第三晶片之間。此晶片封裝結構包括一第一模塑層圍繞第一晶片。此晶片封裝結構包括一第二模塑層圍繞第二晶片。此晶片封裝結構包括一第三模塑層圍繞第三晶片、第一模塑層及第二模塑層。

Description

晶片封裝結構
本發明實施例係關於一種半導體技術,且特別是關於一種晶片封裝結構及其製造方法。
半導體積體電路(IC)工業已經經歷了快速增長。IC材料和設計中的技術進展已經產生了多代IC。每一代IC都比前一代IC具有更小和更複雜的電路。然而,這些進展也已增加處理和製造IC的複雜度。
在IC演進的過程中,功能密度(即,每晶片面積的內連裝置的數量)普遍增大,而幾何尺寸(即,可以使用製造製程產生的最小部件(或線))卻減小。這種按比例縮小製程通常因生產效率提高及相關成本降低而帶來了益處。
然而,由於特徵部件(feature)尺寸不斷減小,製造製程變得更加難以實施。因此,在尺寸越來越小的情形下形成可靠的半導體裝置成為了一種挑戰。
根據一些實施例,提供一種晶片封裝結構,包括:一第一晶片、一第二晶片及一第三晶片。第二晶片位於第一晶片與第三晶片之間。此晶片封裝結構包括一第一模塑層圍繞第一晶片。此晶片封裝結構包括一第二模塑層圍繞第二晶片。此晶片封裝結構包括一第三模塑層圍繞第三晶片、第一模塑層及 第二模塑層。
根據一些實施例,本揭露提供一種晶片封裝結構,包括:一第一晶片、一第二晶片及一第三晶片。第二晶片位於第一晶片與第三晶片之間。此晶片封裝結構包括一第一模塑層圍繞第一晶片及第二晶片。第一模塑層為單層結構。此晶片封裝結構包括一第二模塑層圍繞第三晶片及第一模塑層。第一模塑層的一第一下表面及第二模塑層的一第二下表面為共平面。
根據一些實施例,本揭露提供一種晶片封裝結構結構之製造方法,上述方法包括形成一模塑結構圍繞一第一晶片及位於第一晶片上方的一第二晶片。上述方法包括將模塑結構、第一晶片及第二晶片設置於一承載基底上方。上述方法包括提供一第三晶片於第二晶片上。上述方法包括形成一第一模塑層於承載基底上方且圍繞第三晶片及模塑結構。第一模塑層及承載基底由不同材料所構成。上述方法包括移除承載基底。
100、400‧‧‧封裝體
100e‧‧‧邊緣
110、220‧‧‧承載基底
120、230‧‧‧黏著層
130、170、240‧‧‧晶片結構
130a、132b、138a、162、170a、172a、178a、182、212、242a、248a、249a、254‧‧‧上表面
132、172、242‧‧‧晶片
132a、146、172b、186、256‧‧‧下表面
134、174、244、262‧‧‧介電層
136、176、246‧‧‧接合墊
138、178、248‧‧‧內連結構
139、179、249‧‧‧鈍化護層
140、180、250‧‧‧模塑層
150、190‧‧‧絕緣層
152、192‧‧‧孔洞
160、210‧‧‧導電柱體
132c、172c、144、154、184、194、252‧‧‧側壁
200、200a、300、500‧‧‧晶片封裝結構
260‧‧‧接線結構
264‧‧‧接線層
266‧‧‧導電墊
268‧‧‧導電介層連接窗
270‧‧‧導電凸塊
第1A至1H圖係繪示出根據一些實施例之晶片封裝結構之製造方法於不同階段的剖面示意圖。
第1C-1及1H-1圖係繪示出根據一些實施例之第1C及1H圖中晶片封裝結構的上視圖。
第2A至2H圖係繪示出根據一些實施例之晶片封裝結構之製造方法於不同階段的剖面示意圖。
第2B-1及2H-1圖係繪示出根據一些實施例之第2B及2H圖 中晶片封裝結構的上視圖。
以下的揭露內容提供許多不同的實施例或範例,以實施本發明的不同特徵部件。而以下的揭露內容是敘述各個構件及其排列方式的特定範例,以求簡化本揭露內容。當然,這些僅為範例說明並非用以限定本發明。舉例來說,若是以下的揭露內容敘述了將一第一特徵部件形成於一第二特徵部件之上或上方,即表示其包含了所形成的上述第一特徵部件與上述第二特徵部件是直接接觸的實施例,亦包含了尚可將附加的特徵部件形成於上述第一特徵部件與上述第二特徵部件之間,而使上述第一特徵部件與上述第二特徵部件可能未直接接觸的實施例。另外,本揭露內容在各個不同範例中會重複標號及/或文字。重複是為了達到簡化及明確目的,而非自行指定所探討的各個不同實施例及/或配置之間的關係。
再者,在空間上的相關用語,例如”下方”、”之下”、”下”、”上方”、”上”等等在此處係用以容易表達出本說明書中所繪示的圖式中元件或特徵部件與另外的元件或特徵部件的關係。這些空間上的相關用語除了涵蓋圖式所繪示的方位外,還涵蓋裝置於使用或操作中的不同方位。此裝置可具有不同方位(旋轉90度或其他方位)且此處所使用的空間上的相關符號同樣有相應的解釋。可理解的是可以在方法進行之前、期間和之後進行額外的操作,並且對於上述方法的其他實施例,可以替換或排除上述一些的操作。
第1A至1H圖係繪示出根據一些實施例之晶片封裝 結構之製造方法於不同階段的剖面示意圖。第1C-1及1H-1圖係繪示出根據一些實施例之第1C及1H圖中晶片封裝結構的上視圖。第1C圖係繪示出根據一些實施例之沿著第1C-1圖I-I’剖線的封裝體100剖面示意圖。第1H圖係繪示出根據一些實施例之沿著第1H-1圖I-I’剖線的晶片封裝結構300剖面示意圖。
如第1A圖所示,根據一些實施例,提供一承載基底110。根據一些實施例,承載基底110係用以在後續的製程步驟過程中提供臨時性的物理及結構支撐。根據一些實施例,承載基底110包括玻璃、氧化矽、氧化鋁、或其組合等等。根據一些實施例,承載基底110包括一晶圓。
如第1A圖所示,根據一些實施例,一黏著層120形成於承載基底110上方。根據一些實施例,黏著層120包括任何適合的黏著材料,例如高分子材料。舉例來說,根據一些實施例,黏著層120包括紫外(UV)光膠,其暴露於UV光膠時會失去黏性。在一些實施例中,黏著層120包括雙面黏性膠帶。黏著層120利用層壓(lamination)製程、旋塗製程或另一適合製程而形成。
如第1A圖所示,根據一些實施例,提供多個晶片結構130於黏著層120上方。根據一些實施例,每一晶片結構130包括一晶片132、一介電層134、多個接合墊136、多個內連結構138以及一鈍化護層139。根據一些實施例,介電層134形成於晶片132上方。
根據一些實施例,介電層134包括硼矽酸鹽玻璃(BSG)、磷矽酸鹽玻璃(PSG)、硼磷矽酸鹽玻璃(BPSG)、 氟化矽酸鹽玻璃(FSG)、低介電常數(low-k)材料、多孔介電材料或其組合。根據一些實施例,介電層134可利用化學氣相沉積(chemical vapor deposition,CVD)製程、高密度電漿化學氣相沉積(high density plasma CVD,HDPCVD)製程、旋塗製程、濺鍍製程或其組合而形成。
根據一些實施例,接合墊136形成於介電層134內。根據一些實施例,接合墊136電性連接至形成於晶片132內部/上方的裝置(未繪示)。根據一些實施例,內連結構138形成於對應的接合墊136上方。
根據一些實施例,內連結構138包括導電柱體或導電凸塊。根據一些實施例,鈍化護層139形成於介電層134上方且圍繞內連結構138。鈍化護層139包括高分子材料或另一適合的絕緣材料。
如第1B圖所示,根據一些實施例,一模塑層140形成於承載基底110及黏著層120上方。根據一些實施例,模塑層140圍繞晶片結構130。在一些實施例中,模塑層140包括高分子材料或另一適合的絕緣材料。根據一些實施例,承載基底110及模塑層140由不同材料構成。
根據一些實施例,模塑層140的製作包括:形成一模塑化合物(molding compound)材料層於黏著層120上方;進行一固化製程以交叉鏈接(或熱固化)模塑化合物層的高分子;對模塑化合物層進行一研磨製程直至露出內連結構138。因此,根據一些實施例,內連結構138的上表面138a、晶片結構130的上表面130a及模塑層140的上表面142為共平面。
如第1B圖所示,根據一些實施例,一絕緣層150形成於模塑層140及晶片結構130上方。根據一些實施例,絕緣層150為連續層。根據一些實施例,絕緣層150具有多個孔洞152位於內連結構138上方。根據一些實施例,孔洞152對應露出其下方的內連結構138。
根據一些實施例,由於封裝體100的不同元件的熱膨脹係數(coefficients of thermal expansion,CTE)不同,封裝體100的邊緣100e易於發生歪曲(或彎曲)。因此,根據一些實施例,為了消除或降低封裝體100的翹曲,承載基底110的材料的熱膨脹係數小於模塑層140的材料的熱膨脹係數。
如第1C及1C-1圖所示,根據一些實施例,多個導電柱體160形成於孔洞152內部及上方,以各自電性連接至內連結構138。根據一些實施例,導電柱體160包括銅或另一適合的導電材料。
如第1C及1C-1圖所示,根據一些實施例,提供晶片結構170於絕緣層150上方。根據一些實施例,晶片結構170位於晶片結構130及模塑層140上方。
在一些實施例中,一部分的晶片結構130露出於晶片結構170。根據一些實施例,晶片結構170位於導電柱體160之間。根據一些實施例,導電柱體160圍繞晶片結構170。
根據一些實施例,每一晶片結構170包括一晶片172、一介電層174、多個接合墊176、多個內連結構178及一鈍化護層179。根據一些實施例,介電層174形成於晶片172上方。
根據一些實施例,介電層134包括硼矽酸鹽玻璃 (BSG)、磷矽酸鹽玻璃(PSG)、硼磷矽酸鹽玻璃(BPSG)、氟化矽酸鹽玻璃(FSG)、低介電常數(low-k)材料、多孔介電材料或其組合。根據一些實施例,介電層174可利用化學氣相沉積(CVD)製程、高密度電漿化學氣相沉積(HDPCVD)製程、旋塗製程、濺鍍製程或其組合而形成。
根據一些實施例,接合墊176形成於介電層174內。根據一些實施例,接合墊176電性連接至形成於晶片172內部/上方的裝置(未繪示)。根據一些實施例,內連結構178形成於對應的接合墊176上方。
根據一些實施例,內連結構178包括導電柱體或導電凸塊。根據一些實施例,鈍化護層179形成於介電層174上方且圍繞內連結構178。鈍化護層179包括高分子材料或另一適合的絕緣材料。
如第1C及1C-1圖所示,根據一些實施例,一模塑層180形成於絕緣層150上方。根據一些實施例,絕緣層150使模塑層140及晶片結構130與模塑層180及晶片結構170隔開。根據一些實施例,模塑層180位於晶片結構130及模塑層140上方。
根據一些實施例,模塑層180圍繞晶片結構170及導電柱體160。在一些實施例中,模塑層180包括高分子材料或另一適合的絕緣材料。
根據一些實施例,模塑層180的製作包括:形成一模塑化合物材料層於絕緣層150上方;進行一固化製程以交叉鏈接(或熱固化)模塑化合物層的高分子;對模塑化合物層進行一研磨製程直至露出導電柱體160及內連結構178。
因此,根據一些實施例,內連結構178的上表面178a、晶片結構170的上表面170a、導電柱體160的上表面162及模塑層180的上表面182為共平面。根據一些實施例,導電柱體160穿過模塑層180。
如第1D圖所示,根據一些實施例,一絕緣層190形成於模塑層180及晶片結構170上方。根據一些實施例,絕緣層190具有多個孔洞192位於導電柱體160上方。根據一些實施例,孔洞192對應露出其下方的導電柱體160及其下方的內連結構178。
如第1D圖所示,根據一些實施例,多個導電柱體210形成於孔洞192內部及上方,以各自電性連接至導電柱體160及內連結構178。根據一些實施例,導電柱體210包括銅或另一適合的導電材料。
如第1E圖所示,根據一些實施例,晶片結構130及模塑層140自承載基底110剝離。根據一些實施例,剝離製程包括對黏著層120進行一熱製程。舉例來說,對黏著層120照射UV光,以弱化黏著層120的黏性。
如第1E圖所示,根據一些實施例,對絕緣層190、模塑層180、絕緣層150及模塑層140進行一切割製程,以形成多個單獨的晶片封裝結構200。根據一些實施例,每一晶片封裝結構200包括多個晶片結構130、模塑層140、絕緣層150、多個導電柱體160、多個晶片結構170、模塑層180、絕緣層190及多個導電柱體210。
根據一些實施例,在每一晶片封裝結構200中,絕 緣層190的側壁194、模塑層180的側壁184、絕緣層150的側壁154及模塑層140的側壁144為共平面。根據一些實施例,模塑層180及模塑層140一同形成一模塑結構。
如第1F圖所示,根據一些實施例,提供一承載基底220,根據一些實施例,承載基底220係用以在後續的製程步驟過程中提供臨時性的物理及結構支撐。根據一些實施例,承載基底220包括玻璃、氧化矽、氧化鋁、或其組合等等。根據一些實施例,承載基底220包括一晶圓。
如第1F圖所示,根據一些實施例,一黏著層230形成於承載基底220上方。根據一些實施例,黏著層230包括任何適合的黏著材料,例如高分子材料。
舉例來說,根據一些實施例,黏著層230包括紫外(UV)光膠,其暴露於UV光膠時會失去黏性。在一些實施例中,黏著層230包括雙面黏性膠帶。黏著層120利用層壓製程、旋塗製程或另一適合製程而形成。
如第1F圖所示,根據一些實施例,晶片封裝結構200設置於黏著層230上方。如第1F圖所示,根據一些實施例,分別於晶片封裝結構200上方提供多個晶片結構240。
根據一些實施例,晶片結構240位於晶片封裝結構200的其中一者的晶片結構170及模塑層180上方。絕緣層190使其下方的晶片結構170與其上方的晶片結構240隔開。
根據一些實施例,每一晶片結構240包括一晶片242、一介電層244、多個接合墊246、多個內連結構248以及一鈍化護層249。根據一些實施例,介電層244形成於晶片242上 方。
根據一些實施例,介電層244包括硼矽酸鹽玻璃(BSG)、磷矽酸鹽玻璃(PSG)、硼磷矽酸鹽玻璃(BPSG)、氟化矽酸鹽玻璃(FSG)、低介電常數(low-k)材料、多孔介電材料或其組合。
根據一些實施例,介電層244可利用化學氣相沉積(CVD)製程、高密度電漿化學氣相沉積(HDPCVD)製程、旋塗製程、濺鍍製程或其組合而形成。根據一些實施例,接合墊246形成於介電層244內。根據一些實施例,接合墊246電性連接至形成於晶片242內部/上方的裝置(未繪示)。
根據一些實施例,內連結構248形成於對應的接合墊246上方。根據一些實施例,內連結構248包括導電柱體或導電凸塊。根據一些實施例,鈍化護層249形成於介電層244上方且圍繞內連結構248。鈍化護層249包括高分子材料或另一適合的絕緣材料。
如第1G圖所示,根據一些實施例,一模塑層250形成於黏著層230及晶片封裝結構200上方。根據一些實施例,模塑層250圍繞晶片封裝結構200及晶片結構240。在一些實施例中,模塑層250包括高分子材料或另一適合的絕緣材料。
根據一些實施例,承載基底220及模塑層250由不同材料構成。為了消除或降低第1G圖的封裝體的翹曲,承載基底220的材料的熱膨脹係數小於模塑層250的材料的熱膨脹係數。
根據一些實施例,模塑層250的製作包括:形成一 模塑化合物材料層於黏著層230及晶片封裝結構200上方;進行一固化製程以交叉鏈接(或熱固化)模塑化合物層的高分子;對模塑化合物層進行一研磨製程直至露出內連結構248。
如第1G圖所示,根據一些實施例,一接線結構260形成於模塑層250、晶片結構240及晶片封裝結構200上方。根據一些實施例,接線結構260包括一介電層262、多個接線層264、多個導電墊266及多個導電介層連接窗(via)268。根據一些實施例,接線層264及導電介層連接窗268位於介電層262內。根據一些實施例,導電墊266位於介電層262上方。
根據一些實施例,導電介層連接窗268位於導電墊266、接線層264、導電柱體210及內連結構248之間。因此,根據一些實施例,導電墊266、接線層264、導電柱體210及內連結構248能夠根據設計需求並經由導電介層連接窗268而彼此電性連接。
如第1G圖所示,根據一些實施例,多個導電凸塊270分別形成於導電墊266上方。根據一些實施例,導電凸塊270包括錫(Sn)或另一適合的導電材料。根據一些實施例,導電凸塊270的製作包括形成一焊料於導電墊266上方以及對焊料進行回流。
如第1H及1H-1圖所示,根據一些實施例,晶片封裝結構200及模塑層250自承載基底220剝離。根據一些實施例,剝離製程包括對黏著層230進行一熱製程。舉例來說,對黏著層230照射UV光,以弱化黏著層230的黏性。
如第1H及1H-1圖所示,根據一些實施例,對接線 結構260及模塑層250進行一切割製程,以形成多個單獨的晶片封裝結構300。為了簡化目的,根據一些實施例,第1H-1圖中省略了導電凸塊270及接線結構260。
根據一些實施例,每一晶片封裝結構300包括晶片封裝結構200、晶片結構240、模塑層250、接線結構260及導電凸塊270。根據一些實施例,晶片封裝結構300中接線結構260的側壁262及模塑層250的側壁252為共平面。
根據一些實施例,晶片封裝結構300中導電柱體210的上表面212、模塑層250的上表面254、鈍化護層249的上表面249a及內連結構248的上表面248a為共平面。根據一些實施例,導電柱體210穿過模塑層250。根據一些實施例,模塑層250連續性圍繞整個晶片封裝結構200及整個晶片結構240。根據一些實施例,模塑層250為單層結構。
在一些實施例中,晶片132的下表面132a、模塑層140的下表面146及模塑250的下表面256為共平面。根據一些實施例,模塑層140並未覆蓋晶片132的上表面132b。根據一些實施例,模塑層140並未覆蓋晶片132的下表面132a。
根據一些實施例,模塑層180並未覆蓋晶片172的上表面172a。根據一些實施例,模塑層250並未覆蓋晶片242的上表面242a。根據一些實施例,晶片封裝結構300為扇出式晶片封裝結構。
根據一些實施例,第1A至1H圖的製程步驟包括:進行一切割製程,以形成單獨的多個晶片封裝結構200;將晶片封裝結構200設置於承載基底220上方;形成模塑層250於黏 著層230及晶片封裝結構200上方;去除承載基底220以及進行一切割製程,以形成單獨的多個晶片封裝結構300。
因此,根據一些實施例,在進行第1A至1H圖的製程步驟過程中,藉由選擇模塑層140及承載基底110的材料與模塑層250及承載基底220的材料而消除或降低了晶片封裝結構300的翹曲兩次。如此一來,根據一些實施例,晶片封裝結構300的翹曲降至可接受的程度。因此,根據一些實施例,改善了晶片封裝結構300的良率。
由於進行第1E圖的切割製程以及第1F圖中在承載基底220上方設置晶片封裝結構200,因此晶片封裝結構200小於晶片封裝結構300。因此,若承載基底110及承載基底220具有相同尺寸(例如,晶圓大小),位於承載基底110上方的晶片封裝結構200的數量會大於位於承載基底220上方的晶片封裝結構300的數量。因此,根據一些實施例,製作晶片封裝結構200的製程成本會降低。
在一些實施例中,對第1D圖的導電柱體210進行一電性測試(例如,最終測試),以辨別良品晶片(known good dies,KGDs)。之後,根據一些實施例,在第1F圖的步驟中,拾取具有良品晶片的晶片封裝結構200並設置於承載基底220上方,以形成晶片封裝結構300。
因此,根據一些實施例,第1A至1H圖的製程步驟防止晶片封裝結構300中形成具有不良晶片的晶片封裝結構200。因此,改善晶片封裝結構300的良率。
第2A至2H圖係繪示出根據一些實施例之晶片封裝 結構之製造方法於不同階段的剖面示意圖。第2B-1及2H-1圖係繪示出根據一些實施例之第2B及2H圖中晶片封裝結構的上視圖。第2B圖係繪示出根據一些實施例之沿著第2B-1圖I-I’剖線的封裝體400剖面示意圖。
第2H圖係繪示出根據一些實施例之沿著第2H-1圖I-I’剖線的封裝結構500剖面示意圖。需注意的是第2A至2H圖中與第1A至1H圖中標示相同標號的部件具有相似的材料。因此,此處不再重複詳細之說明。
如第2A圖所示,根據一些實施例,提供一承載基底110。根據一些實施例,承載基底110係用以在後續的製程步驟過程中提供臨時性的物理及結構支撐。如第2A圖所示,根據一些實施例,一黏著層120形成於承載基底110上方。根據一些實施例,黏著層120利用層壓製程、旋塗製程或另一適合製程而形成。
如第2A圖所示,根據一些實施例,提供多個晶片結構130於黏著層120上方。根據一些實施例,每一晶片結構130包括一晶片132、一介電層134、多個接合墊136、多個內連結構138以及一鈍化護層139。根據一些實施例,介電層134形成於晶片132上方。
根據一些實施例,接合墊136形成於介電層134內。根據一些實施例,接合墊136電性連接至形成於晶片132內部/上方的裝置(未繪示)。根據一些實施例,內連結構138形成於對應的接合墊136上方。
根據一些實施例,內連結構138包括導電柱體或導 電凸塊。根據一些實施例,鈍化護層139形成於介電層134上方且圍繞內連結構138。
如第2A圖所示,根據一些實施例,多個絕緣層150各自形成於晶片結構130上方。根據一些實施例,每一絕緣層150具有多個孔洞152位於晶片結構130的內連結構138上方。根據一些實施例,孔洞152對應露出其下方的內連結構138。
如第2A圖所示,根據一些實施例,多個導電柱體160形成於孔洞152內部及上方,以各自電性連接至內連結構138。根據一些實施例,導電柱體160包括銅或另一適合的導電材料。
如第2B及2B-1圖所示,根據一些實施例,提供晶片結構170於絕緣層150上方。根據一些實施例,晶片結構170位於晶片結構130上方。根據一些實施例,絕緣層150將晶片結構130與晶片結構170隔開。
在一些實施例中,一部分的晶片結構130露出於晶片結構170。根據一些實施例,晶片結構170位於導電柱體160之間。根據一些實施例,導電柱體160圍繞晶片結構170。
根據一些實施例,每一晶片結構170包括一晶片172、一介電層174、多個接合墊176、多個內連結構178及一鈍化護層179。根據一些實施例,介電層174形成於晶片172上方。
根據一些實施例,接合墊176形成於介電層174內。根據一些實施例,接合墊176電性連接至形成於晶片172內部/上方的裝置(未繪示)。根據一些實施例,內連結構178形成於對應的接合墊176上方。
根據一些實施例,內連結構178包括導電柱體或導電凸塊。根據一些實施例,鈍化護層179形成於介電層174上方且圍繞內連結構178。鈍化護層179包括高分子材料或另一適合的絕緣材料。
如第2C圖所示,根據一些實施例,一模塑層180形成於黏著層120上方。根據一些實施例,模塑層180圍繞晶片結構130、晶片結構170及導電柱體160。根據一些實施例,模塑層180覆蓋晶片結構130。在一些實施例中,部分的模塑層180位於晶片結構130、晶片結構170及導電柱體160之間。根據一些實施例,模塑層180包括高分子材料或另一適合的絕緣材料。
根據一些實施例,模塑層180及承載基底110由不同材料構成。為了消除或降低封裝體400的翹曲,承載基底110的材料的熱膨脹係數小於模塑層180的材料的熱膨脹係數。
根據一些實施例,模塑層180的製作包括:形成一模塑化合物材料層於黏著層120上方;進行一固化製程以交叉鏈接(或熱固化)模塑化合物層的高分子;對模塑化合物層進行一研磨製程直至露出導電柱體160及內連結構178。
因此,根據一些實施例,內連結構178的上表面178a、晶片結構170的上表面170a、導電柱體160的上表面162及模塑層180的上表面182為共平面。根據一些實施例,導電柱體160穿過模塑層180。
如第2D圖所示,根據一些實施例,一絕緣層190形成於模塑層180及晶片結構170上方。根據一些實施例,絕緣層190具有多個孔洞192位於導電柱體160上方。
根據一些實施例,孔洞192對應露出其下方的導電柱體160及其下方的內連結構178。如第2D圖所示,根據一些實施例,多個導電柱體210形成於孔洞192內部及上方,以各自電性連接至導電柱體160及內連結構178。
如第2E圖所示,根據一些實施例,晶片結構130及模塑層180自承載基底110剝離。根據一些實施例,剝離製程包括對黏著層120進行一熱製程。舉例來說,對黏著層120照射UV光,以弱化黏著層120的黏性。
如第2E圖所示,根據一些實施例,對絕緣層190及模塑層180進行一切割製程,以形成多個單獨的晶片封裝結構200a。根據一些實施例,每一晶片封裝結構200a包括多個晶片結構130、多個導電柱體160、多個晶片結構170、模塑層180、絕緣層190及多個導電柱體210。根據一些實施例,在每一晶片封裝結構200a中,絕緣層190的側壁194及模塑層180的側壁184為共平面。根據一些實施例,模塑層180及模塑層140一同形成一模塑結構。
如第2F圖所示,根據一些實施例,提供一承載基底220,根據一些實施例,承載基底220係用以在後續的製程步驟過程中提供臨時性的物理及結構支撐。如第2F圖所示,根據一些實施例,一黏著層230形成於承載基底220上方。
如第2F圖所示,根據一些實施例,晶片封裝結構200a設置於黏著層230上方。如第2F圖所示,根據一些實施例,分別於晶片封裝結構200上方提供多個晶片結構240。
根據一些實施例,晶片結構240位於晶片封裝結構 200a的其中一者的晶片結構170及模塑層180上方。絕緣層190使其下方的晶片結構170與其上方的晶片結構240隔開。
根據一些實施例,每一晶片結構240包括一晶片242、一介電層244、多個接合墊246、多個內連結構248以及一鈍化護層249。根據一些實施例,介電層244形成於晶片242上方。根據一些實施例,接合墊246形成於介電層244內。根據一些實施例,接合墊246電性連接至形成於晶片242內部/上方的裝置(未繪示)。
根據一些實施例,內連結構248形成於對應的接合墊246上方。根據一些實施例,內連結構248包括導電柱體或導電凸塊。根據一些實施例,鈍化護層249形成於介電層244上方且圍繞內連結構248。
如第2G圖所示,根據一些實施例,一模塑層250形成於黏著層230及晶片封裝結構200a上方。根據一些實施例,模塑層250圍繞晶片封裝結構200a及晶片結構240。
模塑層250包括高分子材料或另一適合的絕緣材料。在一些實施例中,模塑層180及模塑層250由不同材料構成。在其他實施例中,模塑層180及模塑層250由相同材料構成。
根據一些實施例,模塑層250及承載基底220由不同材料構成。為了消除或降低第2G圖的封裝體的翹曲,承載基底220的材料的熱膨脹係數小於模塑層250的材料的熱膨脹係數。
如第2G圖所示,根據一些實施例,一接線結構260形成於模塑層250、晶片結構240及晶片封裝結構200a上方。根 據一些實施例,接線結構260包括一介電層262、多個接線層264、多個導電墊266及多個導電介層連接窗268。根據一些實施例,接線層264及導電介層連接窗268位於介電層262內。根據一些實施例,導電墊266位於介電層262上方。
根據一些實施例,導電介層連接窗268位於導電墊266、接線層264、導電柱體210及內連結構248之間。因此,根據一些實施例,導電墊266、接線層264、導電柱體210及內連結構248能夠根據設計需求並經由導電介層連接窗268而彼此電性連接。
如第2G圖所示,根據一些實施例,多個導電凸塊270分別形成於導電墊266上方。根據一些實施例,導電凸塊270包括錫(Sn)或另一適合的導電材料。根據一些實施例,導電凸塊270的製作包括形成一焊料於導電墊266上方以及對焊料進行回流。
如第2H及2H-1圖所示,根據一些實施例,晶片封裝結構200a及模塑層250自承載基底220剝離。根據一些實施例,剝離製程包括對黏著層230進行一熱製程。舉例來說,對黏著層230照射UV光,以弱化黏著層230的黏性。
如第2H及2H-1圖所示,根據一些實施例,對接線結構260及模塑層250進行一切割製程,以形成多個單獨的晶片封裝結構500。為了簡化目的,根據一些實施例,第2H-1圖中省略了導電凸塊270及接線結構260。
根據一些實施例,每一晶片封裝結構500包括晶片封裝結構200a、晶片結構240、模塑層250、接線結構260及導 電凸塊270。根據一些實施例,晶片封裝結構500中接線結構260的側壁262及模塑層250的側壁252為共平面。
根據一些實施例,晶片封裝結構500中導電柱體210的上表面212、模塑層250的上表面254、鈍化護層249的上表面249a及內連結構248的上表面248a為共平面。根據一些實施例,導電柱體210穿過模塑層250。根據一些實施例,模塑層250連續性圍繞整個晶片封裝結構200a及整個晶片結構240。根據一些實施例,模塑層180為單層結構。
在一些實施例中,晶片132的下表面132a、模塑層180的下表面186及模塑250的下表面256為共平面。根據一些實施例,模塑層250圍繞絕緣層190及絕緣層150。根據一些實施例,模塑層180覆蓋晶片132的側壁132c及上表面132b與晶片172的側壁172c及下表面172b。
根據一些實施例,模塑層180覆蓋晶片132的上表面132b,但未覆蓋晶片172的上表面172a。根據一些實施例,模塑層250並未覆蓋晶片242的上表面242a。根據一些實施例,模塑層180並未覆蓋晶片132的下表面132a。根據一些實施例,模塑層250並未覆蓋晶片132的下表面132a以及模塑層180的下表面186。根據一些實施例,晶片封裝結構500為扇出式晶片封裝結構。
根據一些實施例,提供晶片封裝結構及其製造方法。上述方法(晶片封裝結構之製造方法)包括進行一第一切割製程,以形成單獨的多個第一晶片封裝結構,並將第一晶片封裝結構設置於一承載基底上方。形成一模塑層於承載基底及 第一晶片封裝結構上方,並進行一第二切割製程,以形成單獨的多個第二晶片封裝結構。藉由選擇模塑層及承載基底的材料,以消除或降低第二晶片封裝結構的翹曲,因而改善第二晶片封裝結構的良率。
根據一些實施例,提供一種晶片封裝結構。晶片封裝結構包括:一第一晶片、一第二晶片及一第三晶片。第二晶片位於第一晶片與第三晶片之間。此晶片封裝結構包括一第一模塑層圍繞第一晶片。此晶片封裝結構包括一第二模塑層圍繞第二晶片。此晶片封裝結構包括一第三模塑層圍繞第三晶片、第一模塑層及第二模塑層。
根據一些實施例,第一晶片的下表面、第一模塑層的下表面以及第三模塑層的下表面為共平面。
根據一些實施例,第一模塑層的側壁以及第二模塑層的側壁為共平面。
根據一些實施例,此晶片封裝結構更包括一第一絕緣層位於第一模塑層及第一晶片上方,以將第一模塑層及第一晶片與第二模塑層及第二晶片隔開。再者,根據一些實施例,此晶片封裝結構更包括一第二絕緣層位於第二模塑層及第二晶片上方,以將第二晶片與第三晶片隔開。再者,根據一些實施例,第三模塑層圍繞第一絕緣層及第二絕緣層。
根據一些實施例,此晶片封裝結構更包括一接線層位於第三模塑層的一第一上表面及第三晶片的一第二上表面上方。
根據一些實施例,第一模塑層未覆蓋第一晶片的 一第一上表面,且第二模塑層未覆蓋第二晶片的一第二上表面。
根據一些實施例,提供一種晶片封裝結構。晶片封裝結構包括:一第一晶片、一第二晶片及一第三晶片。第二晶片位於第一晶片與第三晶片之間。此晶片封裝結構包括一第一模塑層圍繞第一晶片及第二晶片。第一模塑層為單層結構。此晶片封裝結構包括一第二模塑層圍繞第三晶片及第一模塑層。第一模塑層的一第一下表面及第二模塑層的一第二下表面為共平面。
根據一些實施例,第一晶片的一第三下表面、第一模塑層的第一下表面以及第二模塑層的第二下表面為共平面。
根據一些實施例,此晶片封裝結構更包括一導電柱體位於第一晶片上方,且穿過第一模塑層。再者,根據一些實施例,第一模塑層的第一上表面及導電柱體的第二上表面為共平面。
根據一些實施例,第一模塑層及第二模塑層由不同材料所構成。
根據一些實施例,第一模塑層覆蓋第一晶片的一第一側壁及一第一上表面以及第二晶片的一第二側壁及一下表面。再者,根據一些實施例,第一模塑層未覆蓋第二晶片的一第二上表面。
根據一些實施例,提供一種晶片封裝結構之製造方法。上述方法包括形成一模塑結構圍繞一第一晶片及位於第 一晶片上方的一第二晶片。上述方法包括將模塑結構、第一晶片及第二晶片設置於一承載基底上方。上述方法包括提供一第三晶片於第二晶片上。上述方法包括形成一第一模塑層於承載基底上方且圍繞第三晶片及模塑結構。第一模塑層及承載基底由不同材料所構成。上述方法包括移除承載基底。
根據一些實施例,形成模塑結構、第一晶片及第二晶片包括形成一第二模塑層圍繞第一晶片、提供第二晶片於第一晶片上方以及形成一第三模塑層圍繞第二晶片,其中模塑結構由第二模塑層及第三模塑層所構成。再者,根據一些實施例,上述方法更包括在形成第三模塑層之前,形成一導電柱體於第一晶片上方,其中第三模塑層圍繞導電柱體。
根據一些實施例,模塑結構為單層結構。
根據一些實施例,承載基底的材料的熱膨脹係數小於第一模塑層的材料的熱膨脹係數。
以上概略說明了本發明數個實施例的特徵,使所屬技術領域中具有通常知識者對於本揭露的型態可更為容易理解。任何所屬技術領域中具有通常知識者應瞭解到可輕易利用本揭露作為其它製程或結構的變更或設計基礎,以進行相同於此處所述實施例的目的及/或獲得相同的優點。任何所屬技術領域中具有通常知識者也可理解與上述等同的結構並未脫離本揭露之精神和保護範圍內,且可在不脫離本揭露之精神和範圍內,當可作更動、替代與潤飾。

Claims (1)

  1. 一種晶片封裝結構,包括:一第一晶片、一第二晶片及一第三晶片,其中該第二晶片位於該第一晶片與該第三晶片之間;一第一模塑層圍繞該第一晶片;一第二模塑層圍繞該第二晶片;以及一第三模塑層圍繞該第三晶片、該第一模塑層及該第二模塑層。
TW106116075A 2016-07-13 2017-05-16 晶片封裝結構及其製造方法 TWI701773B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/208,764 US9825007B1 (en) 2016-07-13 2016-07-13 Chip package structure with molding layer and method for forming the same
US15/208,764 2016-07-13

Publications (2)

Publication Number Publication Date
TW201813017A true TW201813017A (zh) 2018-04-01
TWI701773B TWI701773B (zh) 2020-08-11

Family

ID=60320416

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106116075A TWI701773B (zh) 2016-07-13 2017-05-16 晶片封裝結構及其製造方法

Country Status (3)

Country Link
US (3) US9825007B1 (zh)
CN (1) CN107622982B (zh)
TW (1) TWI701773B (zh)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11469215B2 (en) * 2016-07-13 2022-10-11 Taiwan Semiconductor Manufacturing Co., Ltd. Chip package structure with molding layer and method for forming the same
US9825007B1 (en) * 2016-07-13 2017-11-21 Taiwan Semiconductor Manufacturing Co., Ltd. Chip package structure with molding layer and method for forming the same
CN109643702A (zh) * 2016-10-01 2019-04-16 英特尔公司 电子器件封装
US10636757B2 (en) * 2017-08-29 2020-04-28 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit component package and method of fabricating the same
US10510705B2 (en) * 2017-12-29 2019-12-17 Advanced Semiconductor Engineering, Inc. Semiconductor package structure having a second encapsulant extending in a cavity defined by a first encapsulant
US11380616B2 (en) * 2018-05-16 2022-07-05 Intel IP Corporation Fan out package-on-package with adhesive die attach
CN111627867A (zh) * 2019-02-28 2020-09-04 富泰华工业(深圳)有限公司 芯片封装结构及其制作方法
US11600590B2 (en) * 2019-03-22 2023-03-07 Advanced Semiconductor Engineering, Inc. Semiconductor device and semiconductor package
CN109994438B (zh) * 2019-03-29 2021-04-02 上海中航光电子有限公司 芯片封装结构及其封装方法
US11024605B2 (en) 2019-05-31 2021-06-01 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit package and method
DE102019125790B4 (de) * 2019-05-31 2022-04-21 Taiwan Semiconductor Manufacturing Co., Ltd. Integriertes schaltkreis-package und verfahren
US11063019B2 (en) * 2019-07-17 2021-07-13 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure, chip structure and method of fabricating the same
CN112349712A (zh) * 2019-08-08 2021-02-09 西部数据技术公司 集成电子元件模块、包含其的半导体封装体及其制造方法
DE102020106459B4 (de) * 2019-08-30 2023-04-27 Taiwan Semiconductor Manufacturing Co., Ltd. Chip-package-struktur mit formungsschicht und verfahren zu deren bildung
CN110828431A (zh) * 2019-12-06 2020-02-21 上海先方半导体有限公司 一种用于三维扇出型封装的塑封结构
KR20220007255A (ko) * 2020-07-10 2022-01-18 삼성전자주식회사 반도체 패키지
US20220262766A1 (en) * 2021-02-12 2022-08-18 Taiwan Semiconductor Manufacturing Co., Ltd. Through-Dielectric Vias for Direct Connection and Method Forming Same
US20220367366A1 (en) * 2021-05-13 2022-11-17 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages and method of manufacturing the same
US11715646B2 (en) * 2021-07-16 2023-08-01 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and method for forming the same
US11894293B2 (en) * 2021-07-23 2024-02-06 Advanced Semiconductor Engineering, Inc. Circuit structure and electronic structure

Family Cites Families (71)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6953735B2 (en) * 2001-12-28 2005-10-11 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device by transferring a layer to a support with curvature
JP2006173232A (ja) * 2004-12-14 2006-06-29 Casio Comput Co Ltd 半導体装置およびその製造方法
JP4851794B2 (ja) * 2006-01-10 2012-01-11 カシオ計算機株式会社 半導体装置
US7550857B1 (en) * 2006-11-16 2009-06-23 Amkor Technology, Inc. Stacked redistribution layer (RDL) die assembly package
US8759964B2 (en) 2007-07-17 2014-06-24 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer level package structure and fabrication methods
US8164171B2 (en) * 2009-05-14 2012-04-24 Megica Corporation System-in packages
US9048233B2 (en) 2010-05-26 2015-06-02 Taiwan Semiconductor Manufacturing Company, Ltd. Package systems having interposers
US8361842B2 (en) 2010-07-30 2013-01-29 Taiwan Semiconductor Manufacturing Company, Ltd. Embedded wafer-level bonding approaches
US8076184B1 (en) * 2010-08-16 2011-12-13 Stats Chippac, Ltd. Semiconductor device and method of forming wafer-level multi-row etched leadframe with base leads and embedded semiconductor die
US9064879B2 (en) 2010-10-14 2015-06-23 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods and structures using a die attach film
US8884431B2 (en) 2011-09-09 2014-11-11 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging methods and structures for semiconductor devices
US8829676B2 (en) 2011-06-28 2014-09-09 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure for wafer level package
US20130040423A1 (en) * 2011-08-10 2013-02-14 Taiwan Semiconductor Manufacturing Company, Ltd. Method of Multi-Chip Wafer Level Packaging
US9040348B2 (en) * 2011-09-16 2015-05-26 Altera Corporation Electronic assembly apparatus and associated methods
US9177832B2 (en) * 2011-09-16 2015-11-03 Stats Chippac, Ltd. Semiconductor device and method of forming a reconfigured stackable wafer level package with vertical interconnect
US8975741B2 (en) * 2011-10-17 2015-03-10 Taiwan Semiconductor Manufacturing Company, Ltd. Process for forming package-on-package structures
KR101831938B1 (ko) 2011-12-09 2018-02-23 삼성전자주식회사 팬 아웃 웨이퍼 레벨 패키지의 제조 방법 및 이에 의해 제조된 팬 아웃 웨이퍼 레벨 패키지
US9000584B2 (en) 2011-12-28 2015-04-07 Taiwan Semiconductor Manufacturing Company, Ltd. Packaged semiconductor device with a molding compound and a method of forming the same
US8680647B2 (en) 2011-12-29 2014-03-25 Taiwan Semiconductor Manufacturing Company, Ltd. Packages with passive devices and methods of forming the same
US9111949B2 (en) 2012-04-09 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus of wafer level package for heterogeneous integration technology
US9219030B2 (en) * 2012-04-16 2015-12-22 Taiwan Semiconductor Manufacturing Co., Ltd. Package on package structures and methods for forming the same
US8703542B2 (en) 2012-05-18 2014-04-22 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer-level packaging mechanisms
US9991190B2 (en) 2012-05-18 2018-06-05 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging with interposer frame
US8809996B2 (en) 2012-06-29 2014-08-19 Taiwan Semiconductor Manufacturing Company, Ltd. Package with passive devices and method of forming the same
KR101985236B1 (ko) * 2012-07-10 2019-06-03 삼성전자주식회사 멀티-칩 패키지 및 그의 제조 방법
US8878360B2 (en) * 2012-07-13 2014-11-04 Intel Mobile Communications GmbH Stacked fan-out semiconductor chip
US9111896B2 (en) * 2012-08-24 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package semiconductor device
US9209156B2 (en) * 2012-09-28 2015-12-08 Taiwan Semiconductor Manufacturing Co., Ltd. Three dimensional integrated circuits stacking approach
US8963339B2 (en) * 2012-10-08 2015-02-24 Qualcomm Incorporated Stacked multi-chip integrated circuit package
US8785299B2 (en) 2012-11-30 2014-07-22 Taiwan Semiconductor Manufacturing Company, Ltd. Package with a fan-out structure and method of forming the same
US8803306B1 (en) 2013-01-18 2014-08-12 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out package structure and methods for forming the same
KR102021077B1 (ko) * 2013-01-24 2019-09-11 삼성전자주식회사 적층된 다이 패키지, 이를 포함하는 시스템 및 이의 제조 방법
US8778738B1 (en) 2013-02-19 2014-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Packaged semiconductor devices and packaging devices and methods
US9263511B2 (en) 2013-02-11 2016-02-16 Taiwan Semiconductor Manufacturing Co., Ltd. Package with metal-insulator-metal capacitor and method of manufacturing the same
US9048222B2 (en) 2013-03-06 2015-06-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating interconnect structure for package-on-package devices
US9368460B2 (en) 2013-03-15 2016-06-14 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out interconnect structure and method for forming same
US8877554B2 (en) 2013-03-15 2014-11-04 Taiwan Semiconductor Manufacturing Company, Ltd. Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices
US9559005B2 (en) * 2014-01-24 2017-01-31 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of packaging and dicing semiconductor devices and structures thereof
US20150262902A1 (en) * 2014-03-12 2015-09-17 Invensas Corporation Integrated circuits protected by substrates with cavities, and methods of manufacture
TWI546906B (zh) * 2014-03-14 2016-08-21 尼克森微電子股份有限公司 晶圓級扇出晶片的封裝結構及封裝方法
US9601463B2 (en) * 2014-04-17 2017-03-21 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out stacked system in package (SIP) and the methods of making the same
TW201543641A (zh) * 2014-05-12 2015-11-16 Xintex Inc 晶片封裝體及其製造方法
US20160013156A1 (en) * 2014-07-14 2016-01-14 Apple Inc. Package-on-package options with multiple layer 3-d stacking
KR20160047277A (ko) * 2014-10-22 2016-05-02 삼성전자주식회사 반도체 패키지 및 그의 제조 방법
US9589936B2 (en) * 2014-11-20 2017-03-07 Apple Inc. 3D integration of fanout wafer level packages
US9583472B2 (en) * 2015-03-03 2017-02-28 Apple Inc. Fan out system in package and method for forming the same
US9633974B2 (en) * 2015-03-04 2017-04-25 Apple Inc. System in package fan out stacking architecture and process flow
US9659907B2 (en) * 2015-04-07 2017-05-23 Apple Inc. Double side mounting memory integration in thin low warpage fanout package
US9666502B2 (en) * 2015-04-17 2017-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. Discrete polymer in fan-out packages
US9601471B2 (en) * 2015-04-23 2017-03-21 Apple Inc. Three layer stack structure
US20160329299A1 (en) * 2015-05-05 2016-11-10 Mediatek Inc. Fan-out package structure including antenna
US9679801B2 (en) * 2015-06-03 2017-06-13 Apple Inc. Dual molded stack TSV package
US10269767B2 (en) * 2015-07-31 2019-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-chip packages with multi-fan-out scheme and methods of manufacturing the same
US9917072B2 (en) 2015-09-21 2018-03-13 Taiwan Semiconductor Manufacturing Company, Ltd. Method of manufacturing an integrated stacked package with a fan-out redistribution layer (RDL) and a same encapsulating process
US10049953B2 (en) 2015-09-21 2018-08-14 Taiwan Semiconductor Manufacturing Company, Ltd. Method of manufacturing an integrated fan-out package having fan-out redistribution layer (RDL) to accommodate electrical connectors
US20170098629A1 (en) * 2015-10-05 2017-04-06 Mediatek Inc. Stacked fan-out package structure
US9735131B2 (en) * 2015-11-10 2017-08-15 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-stack package-on-package structures
US9984998B2 (en) * 2016-01-06 2018-05-29 Taiwan Semiconductor Manufacturing Company, Ltd. Devices employing thermal and mechanical enhanced layers and methods of forming same
KR20170099046A (ko) 2016-02-23 2017-08-31 삼성전자주식회사 반도체 패키지
TWI606563B (zh) * 2016-04-01 2017-11-21 力成科技股份有限公司 薄型晶片堆疊封裝構造及其製造方法
US20170287870A1 (en) * 2016-04-01 2017-10-05 Powertech Technology Inc. Stacked chip package structure and manufacturing method thereof
US9806059B1 (en) * 2016-05-12 2017-10-31 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-stack package-on-package structures
US9825007B1 (en) * 2016-07-13 2017-11-21 Taiwan Semiconductor Manufacturing Co., Ltd. Chip package structure with molding layer and method for forming the same
US11469215B2 (en) * 2016-07-13 2022-10-11 Taiwan Semiconductor Manufacturing Co., Ltd. Chip package structure with molding layer and method for forming the same
US9972573B2 (en) 2016-07-22 2018-05-15 Invensas Corporation Wafer-level packaged components and methods therefor
US10672741B2 (en) * 2016-08-18 2020-06-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor packages with thermal-electrical-mechanical chips and methods of forming the same
US9859245B1 (en) 2016-09-19 2018-01-02 Taiwan Semiconductor Manufacturing Co., Ltd. Chip package structure with bump and method for forming the same
US10600679B2 (en) * 2016-11-17 2020-03-24 Samsung Electronics Co., Ltd. Fan-out semiconductor package
US10037963B2 (en) 2016-11-29 2018-07-31 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and method of forming the same
US10283474B2 (en) 2017-06-30 2019-05-07 Taiwan Semiconductor Manufacturing Co., Ltd. Chip package structure and method for forming the same
KR102556517B1 (ko) 2018-08-28 2023-07-18 에스케이하이닉스 주식회사 브리지 다이를 포함하는 스택 패키지

Also Published As

Publication number Publication date
CN107622982B (zh) 2021-10-22
CN107622982A (zh) 2018-01-23
US20180122780A1 (en) 2018-05-03
US20200365563A1 (en) 2020-11-19
TWI701773B (zh) 2020-08-11
US10734357B2 (en) 2020-08-04
US11756931B2 (en) 2023-09-12
US9825007B1 (en) 2017-11-21

Similar Documents

Publication Publication Date Title
TWI701773B (zh) 晶片封裝結構及其製造方法
US11410956B2 (en) Chip package structure with bump
US10515930B2 (en) Three-layer package-on-package structure and method forming same
TWI626717B (zh) 半導體封裝結構
TWI710083B (zh) 重配置線路結構、整合扇出型封裝體、金屬特徵及封裝體的製造方法
TW201812888A (zh) 製作半導體元件的方法
US10163875B2 (en) Method for forming chip package structure with adhesive layer
TW202115838A (zh) 封裝結構及其形成方法
US20170181280A1 (en) Structural body and method for manufacturing same
TW201904001A (zh) 半導體封裝結構
TWI694577B (zh) 半導體結構及其製造方法
US11081435B2 (en) Package substrate and flip-chip package circuit including the same
US11393797B2 (en) Chip package with redistribution layers
US11569159B2 (en) Structure and formation method of chip package with through vias