SG46485A1 - Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature - Google Patents

Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature

Info

Publication number
SG46485A1
SG46485A1 SG1996005030A SG1996005030A SG46485A1 SG 46485 A1 SG46485 A1 SG 46485A1 SG 1996005030 A SG1996005030 A SG 1996005030A SG 1996005030 A SG1996005030 A SG 1996005030A SG 46485 A1 SG46485 A1 SG 46485A1
Authority
SG
Singapore
Prior art keywords
error correction
level error
detection
computer memory
memory systems
Prior art date
Application number
SG1996005030A
Other languages
English (en)
Inventor
Robert Martin Blake
Douglas Craig Bossen
Chin-Long Chen
John Atkinson Fifield
Howard Leo Kalter
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of SG46485A1 publication Critical patent/SG46485A1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/16Protection against loss of memory contents
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • G06F11/1052Bypassing or disabling error detection or correction
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Hardware Redundancy (AREA)
SG1996005030A 1989-03-10 1990-02-02 Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature SG46485A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US32182789A 1989-03-10 1989-03-10

Publications (1)

Publication Number Publication Date
SG46485A1 true SG46485A1 (en) 1998-02-20

Family

ID=23252199

Family Applications (1)

Application Number Title Priority Date Filing Date
SG1996005030A SG46485A1 (en) 1989-03-10 1990-02-02 Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature

Country Status (11)

Country Link
EP (1) EP0386461B1 (de)
JP (1) JPH0743677B2 (de)
KR (1) KR920010972B1 (de)
CN (1) CN1017665B (de)
AU (1) AU615373B2 (de)
BR (1) BR9001126A (de)
CA (1) CA2002361C (de)
DE (1) DE69021413T2 (de)
MY (1) MY106683A (de)
NZ (1) NZ232466A (de)
SG (1) SG46485A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NO315959B1 (no) * 2002-04-16 2003-11-17 Thin Film Electronics Asa Fremgangsmåter til lagring av data i et ikke-flyktig minne
JP4299558B2 (ja) * 2003-03-17 2009-07-22 株式会社ルネサステクノロジ 情報記憶装置および情報処理システム
TWI258661B (en) * 2004-03-30 2006-07-21 Infortrend Technology Inc Efficient media scan operations for storage systems
US7275202B2 (en) * 2004-04-07 2007-09-25 International Business Machines Corporation Method, system and program product for autonomous error recovery for memory devices
JP4117684B2 (ja) * 2004-12-20 2008-07-16 日本電気株式会社 フォルトトレラント・二重化コンピュータシステムとその制御方法
EP2256634A1 (de) * 2009-05-27 2010-12-01 Robert Bosch Gmbh Datenverarbeitungsvorrichtung und Verfahren zur Fehlerdetektion und Fehlerkorrektur
US9529672B2 (en) * 2014-09-25 2016-12-27 Everspin Technologies Inc. ECC word configuration for system-level ECC compatibility
US10169126B2 (en) * 2016-10-12 2019-01-01 Samsung Electronics Co., Ltd. Memory module, memory controller and systems responsive to memory chip read fail information and related methods of operation
KR20200092036A (ko) * 2019-01-24 2020-08-03 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4030067A (en) * 1975-12-29 1977-06-14 Honeywell Information Systems, Inc. Table lookup direct decoder for double-error correcting (DEC) BCH codes using a pair of syndromes
JPS5294041A (en) * 1976-02-04 1977-08-08 Hitachi Ltd Error correction system
JPS56111197A (en) * 1980-02-01 1981-09-02 Fujitsu Ltd Two-bit error correction system
US4371930A (en) * 1980-06-03 1983-02-01 Burroughs Corporation Apparatus for detecting, correcting and logging single bit memory read errors
EP0186719B1 (de) * 1984-12-28 1990-06-13 International Business Machines Corporation Gerät zum Korrigieren von Fehlern in Speichern

Also Published As

Publication number Publication date
CA2002361C (en) 1993-12-21
BR9001126A (pt) 1991-03-05
DE69021413T2 (de) 1996-03-21
EP0386461B1 (de) 1995-08-09
EP0386461A2 (de) 1990-09-12
AU4939990A (en) 1990-09-13
CN1017665B (zh) 1992-07-29
JPH02278355A (ja) 1990-11-14
KR900014998A (ko) 1990-10-25
CN1045471A (zh) 1990-09-19
KR920010972B1 (ko) 1992-12-26
AU615373B2 (en) 1991-09-26
MY106683A (en) 1995-07-31
CA2002361A1 (en) 1990-09-10
NZ232466A (en) 1992-08-26
JPH0743677B2 (ja) 1995-05-15
DE69021413D1 (de) 1995-09-14
EP0386461A3 (de) 1991-10-23

Similar Documents

Publication Publication Date Title
CA2002362A1 (en) Fault tolerant computer memory systems and components employing dual level error correction and detection with lock-up feature
US5434868A (en) Fault tolerant memory
JP2738687B2 (ja) 誤り訂正システムおよび方法
US5604755A (en) Memory system reset circuit
US6574768B2 (en) Technique for correcting single-bit errors and detecting paired double-bit errors
US4651321A (en) Apparatus for reducing storage necessary for error correction and detection in data processing machines
US5907671A (en) Fault tolerant system based on voting
SG46485A1 (en) Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature
KR880000577B1 (ko) 메모리 시스템
EP0503936B1 (de) Steuersystem für eine Speicherplattenanordnung
US7478307B1 (en) Method for improving un-correctable errors in a computer system
EP0545001A2 (de) Fehlererkennung in einem redundanten Duplexsystem
US4723245A (en) IC chip error detecting and correcting method including automatic self-checking of chip operation
JPS5693198A (en) Main memory control system
US4739505A (en) IC chip error detecting and correcting apparatus with automatic self-checking of chip operation
EP0097159B1 (de) Zwei bits pro zeichen sec/ded-kode
JPS5792498A (en) Error detecting circuit of read-only memory system
EP0100825A3 (de) Echte Einfachfehlerkorrektur und Mehrfehlererkennungssystem
JPS6043753A (ja) 故障検出回路
RU1794261C (ru) Запоминающее устройство
JPS60188000A (ja) 読み出し専用メモリ
JPS62293439A (ja) 誤り訂正機構
JPS5712495A (en) Memory control system
JPS6438852A (en) Memory device
JPS56148798A (en) Error detection system