SG170827A1 - Grown nanofin transistors - Google Patents
Grown nanofin transistorsInfo
- Publication number
- SG170827A1 SG170827A1 SG201102381-9A SG2011023819A SG170827A1 SG 170827 A1 SG170827 A1 SG 170827A1 SG 2011023819 A SG2011023819 A SG 2011023819A SG 170827 A1 SG170827 A1 SG 170827A1
- Authority
- SG
- Singapore
- Prior art keywords
- surrounding gate
- semiconductor pillar
- fin
- drain region
- source
- Prior art date
Links
- SDGKUVSVPIIUCF-UHFFFAOYSA-N 2,6-dimethylpiperidine Chemical compound CC1CCCC(C)N1 SDGKUVSVPIIUCF-UHFFFAOYSA-N 0.000 title 1
- 229950005630 nanofin Drugs 0.000 title 1
- 239000004065 semiconductor Substances 0.000 abstract 5
- 239000012212 insulator Substances 0.000 abstract 2
- 239000000463 material Substances 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 2
- 238000000348 solid-phase epitaxy Methods 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
- H01L29/0669—Nanowires or nanotubes
- H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78642—Vertical transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Manufacturing & Machinery (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Recrystallisation Techniques (AREA)
- Electrodes Of Semiconductors (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/397,358 US8354311B2 (en) | 2006-04-04 | 2006-04-04 | Method for forming nanofin transistors |
US11/397,430 US8734583B2 (en) | 2006-04-04 | 2006-04-04 | Grown nanofin transistors |
US11/397,406 US20070228491A1 (en) | 2006-04-04 | 2006-04-04 | Tunneling transistor with sublithographic channel |
US11/397,527 US7425491B2 (en) | 2006-04-04 | 2006-04-04 | Nanowire transistor with surrounding gate |
US11/397,413 US7491995B2 (en) | 2006-04-04 | 2006-04-04 | DRAM with nanofin transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
SG170827A1 true SG170827A1 (en) | 2011-05-30 |
Family
ID=38325217
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG2011038726A SG172643A1 (en) | 2006-04-04 | 2007-04-03 | Etched nanofin transistors |
SG201102381-9A SG170827A1 (en) | 2006-04-04 | 2007-04-03 | Grown nanofin transistors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG2011038726A SG172643A1 (en) | 2006-04-04 | 2007-04-03 | Etched nanofin transistors |
Country Status (5)
Country | Link |
---|---|
EP (4) | EP2002469A1 (zh) |
JP (4) | JP2009532905A (zh) |
KR (5) | KR20090006169A (zh) |
SG (2) | SG172643A1 (zh) |
WO (4) | WO2007136461A2 (zh) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100790863B1 (ko) * | 2005-12-28 | 2008-01-03 | 삼성전자주식회사 | 나노 와이어 제조 방법 |
US8734583B2 (en) | 2006-04-04 | 2014-05-27 | Micron Technology, Inc. | Grown nanofin transistors |
US7425491B2 (en) | 2006-04-04 | 2008-09-16 | Micron Technology, Inc. | Nanowire transistor with surrounding gate |
US8354311B2 (en) | 2006-04-04 | 2013-01-15 | Micron Technology, Inc. | Method for forming nanofin transistors |
US7491995B2 (en) | 2006-04-04 | 2009-02-17 | Micron Technology, Inc. | DRAM with nanofin transistors |
US8643087B2 (en) | 2006-09-20 | 2014-02-04 | Micron Technology, Inc. | Reduced leakage memory cells |
KR100945511B1 (ko) * | 2008-04-10 | 2010-03-09 | 주식회사 하이닉스반도체 | 반도체 소자 및 그의 제조방법 |
US7897494B2 (en) * | 2008-06-24 | 2011-03-01 | Imec | Formation of single crystal semiconductor nanowires |
DE102009024311A1 (de) * | 2009-06-05 | 2011-01-05 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Halbleiterbauelement und Verfahren zu seiner Herstellung |
KR101857582B1 (ko) | 2011-12-20 | 2018-05-14 | 인텔 코포레이션 | 반도체 구조물 및 제조 방법 |
KR20130131708A (ko) | 2012-05-24 | 2013-12-04 | 에스케이하이닉스 주식회사 | 메모리 셀 어레이 및 이를 포함하는 가변 저항 메모리 장치 |
US9006810B2 (en) * | 2012-06-07 | 2015-04-14 | International Business Machines Corporation | DRAM with a nanowire access transistor |
EP2674978B1 (en) * | 2012-06-15 | 2020-07-29 | IMEC vzw | Tunnel field effect transistor device and method for making the device |
WO2014024266A1 (ja) * | 2012-08-08 | 2014-02-13 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体装置の製造方法、及び、半導体装置 |
KR20140040543A (ko) * | 2012-09-26 | 2014-04-03 | 삼성전자주식회사 | 핀 구조의 전계효과 트랜지스터, 이를 포함하는 메모리 장치 및 그 반도체 장치 |
KR20140078326A (ko) * | 2012-12-17 | 2014-06-25 | 경북대학교 산학협력단 | 터널링 전계효과 트랜지스터 및 터널링 전계효과 트랜지스터의 제조 방법 |
JP5886802B2 (ja) * | 2013-08-29 | 2016-03-16 | 株式会社東芝 | 半導体装置 |
US9425296B2 (en) * | 2013-09-09 | 2016-08-23 | Qualcomm Incorporated | Vertical tunnel field effect transistor |
EP3123520A4 (en) * | 2014-03-28 | 2017-11-22 | Intel Corporation | Selectively regrown top contact for vertical semiconductor devices |
US9941394B2 (en) | 2014-04-30 | 2018-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Tunnel field-effect transistor |
US9673209B2 (en) | 2014-05-16 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device and method for fabricating the same |
CN106463350B (zh) | 2014-06-13 | 2019-12-20 | 英特尔公司 | 通过选择性削减规则网格的垂直沟道晶体管制造工艺 |
US10559690B2 (en) | 2014-09-18 | 2020-02-11 | International Business Machines Corporation | Embedded source/drain structure for tall FinFET and method of formation |
US9818877B2 (en) | 2014-09-18 | 2017-11-14 | International Business Machines Corporation | Embedded source/drain structure for tall finFET and method of formation |
US9634084B1 (en) | 2016-02-10 | 2017-04-25 | Globalfoundries Inc. | Conformal buffer layer in source and drain regions of fin-type transistors |
US10186510B2 (en) * | 2017-05-01 | 2019-01-22 | Advanced Micro Devices, Inc. | Vertical gate all around library architecture |
US10374041B2 (en) | 2017-12-21 | 2019-08-06 | International Business Machines Corporation | Field effect transistor with controllable resistance |
KR102593708B1 (ko) * | 2018-08-14 | 2023-10-26 | 삼성전자주식회사 | 반도체 장치 및 반도체 장치의 제조 방법 |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4941026A (en) * | 1986-12-05 | 1990-07-10 | General Electric Company | Semiconductor devices exhibiting minimum on-resistance |
JPH07112067B2 (ja) * | 1990-01-24 | 1995-11-29 | 株式会社東芝 | 半導体装置 |
US5013680A (en) * | 1990-07-18 | 1991-05-07 | Micron Technology, Inc. | Process for fabricating a DRAM array having feature widths that transcend the resolution limit of available photolithography |
JP3202223B2 (ja) | 1990-11-27 | 2001-08-27 | 日本電気株式会社 | トランジスタの製造方法 |
JP3219307B2 (ja) * | 1991-08-28 | 2001-10-15 | シャープ株式会社 | 半導体装置の構造および製造方法 |
JPH05160408A (ja) * | 1991-12-04 | 1993-06-25 | Toshiba Corp | 電界効果トランジスタおよびこれを用いたダイナミック型半導体記憶装置 |
JP3321788B2 (ja) * | 1994-05-06 | 2002-09-09 | ソニー株式会社 | Mis型半導体装置及びその製造方法 |
JP3246196B2 (ja) * | 1994-07-13 | 2002-01-15 | ソニー株式会社 | 量子細線デバイスの形成方法 |
JP4047098B2 (ja) * | 1994-09-13 | 2008-02-13 | 株式会社東芝 | 半導体装置及びその製造方法 |
US5990509A (en) * | 1997-01-22 | 1999-11-23 | International Business Machines Corporation | 2F-square memory cell for gigabit memory applications |
US6063688A (en) * | 1997-09-29 | 2000-05-16 | Intel Corporation | Fabrication of deep submicron structures and quantum wire transistors using hard-mask transistor width definition |
US6747313B1 (en) * | 1997-12-17 | 2004-06-08 | Hyundai Electronics Industries Co., Ltd. | Thin film transistor |
DE19943390A1 (de) * | 1999-09-10 | 2001-05-03 | Walter Hansch | Halbleiterbauelement |
US6967140B2 (en) * | 2000-03-01 | 2005-11-22 | Intel Corporation | Quantum wire gate device and method of making same |
US6413802B1 (en) * | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US6664143B2 (en) * | 2000-11-22 | 2003-12-16 | North Carolina State University | Methods of fabricating vertical field effect transistors by conformal channel layer deposition on sidewalls |
US6531727B2 (en) * | 2001-02-09 | 2003-03-11 | Micron Technology, Inc. | Open bit line DRAM with ultra thin body transistors |
FR2823009B1 (fr) * | 2001-04-02 | 2004-07-09 | St Microelectronics Sa | Procede de fabrication d'un transistor vertical a grille isolee a faible recouvrement de la grille sur la source et sur le drain, et circuit integre comportant un tel transistor |
US20030008515A1 (en) * | 2001-07-03 | 2003-01-09 | Tai-Ju Chen | Method of fabricating a vertical MOS transistor |
US6815750B1 (en) * | 2002-05-22 | 2004-11-09 | Hewlett-Packard Development Company, L.P. | Field effect transistor with channel extending through layers on a substrate |
US6821834B2 (en) * | 2002-12-04 | 2004-11-23 | Yoshiyuki Ando | Ion implantation methods and transistor cell layout for fin type transistors |
US6794718B2 (en) * | 2002-12-19 | 2004-09-21 | International Business Machines Corporation | High mobility crystalline planes in double-gate CMOS technology |
JP4108537B2 (ja) * | 2003-05-28 | 2008-06-25 | 富士雄 舛岡 | 半導体装置 |
US6855582B1 (en) * | 2003-06-12 | 2005-02-15 | Advanced Micro Devices, Inc. | FinFET gate formation using reverse trim and oxide polish |
JP2005116969A (ja) * | 2003-10-10 | 2005-04-28 | Toshiba Corp | 半導体装置及びその製造方法 |
US7348243B2 (en) * | 2003-12-27 | 2008-03-25 | Dongbu Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US7683428B2 (en) * | 2004-01-22 | 2010-03-23 | International Business Machines Corporation | Vertical Fin-FET MOS devices |
US7122425B2 (en) * | 2004-08-24 | 2006-10-17 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US7242057B2 (en) * | 2004-08-26 | 2007-07-10 | Micron Technology, Inc. | Vertical transistor structures having vertical-surrounding-gates with self-aligned features |
US7241655B2 (en) * | 2004-08-30 | 2007-07-10 | Micron Technology, Inc. | Method of fabricating a vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array |
US7910288B2 (en) * | 2004-09-01 | 2011-03-22 | Micron Technology, Inc. | Mask material conversion |
JP3764161B2 (ja) * | 2004-09-17 | 2006-04-05 | 株式会社半導体エネルギー研究所 | 半導体装置およびその作製方法 |
DE102005045078B4 (de) * | 2004-09-25 | 2009-01-22 | Samsung Electronics Co., Ltd., Suwon | Feldeffekttransistor mit einer verspannten Kanalschicht an Seitenwänden einer Struktur an einem Halbleitersubstrat |
-
2007
- 2007-04-03 SG SG2011038726A patent/SG172643A1/en unknown
- 2007-04-03 WO PCT/US2007/008084 patent/WO2007136461A2/en active Application Filing
- 2007-04-03 EP EP07754622A patent/EP2002469A1/en not_active Withdrawn
- 2007-04-03 JP JP2009504239A patent/JP2009532905A/ja not_active Withdrawn
- 2007-04-03 JP JP2009504238A patent/JP5229635B2/ja active Active
- 2007-04-03 EP EP07809002.4A patent/EP2002470B1/en active Active
- 2007-04-03 WO PCT/US2007/008123 patent/WO2007120492A1/en active Application Filing
- 2007-04-03 KR KR1020087027075A patent/KR20090006169A/ko active Search and Examination
- 2007-04-03 EP EP07754621.6A patent/EP2002468B1/en not_active Not-in-force
- 2007-04-03 KR KR1020087026970A patent/KR20090007393A/ko not_active Application Discontinuation
- 2007-04-03 JP JP2009504232A patent/JP5229587B2/ja active Active
- 2007-04-03 WO PCT/US2007/008400 patent/WO2007114927A1/en active Application Filing
- 2007-04-03 SG SG201102381-9A patent/SG170827A1/en unknown
- 2007-04-03 WO PCT/US2007/008124 patent/WO2007120493A1/en active Application Filing
- 2007-04-03 EP EP07754850A patent/EP2008309A1/en not_active Ceased
- 2007-04-03 KR KR1020147009477A patent/KR20140051463A/ko not_active Application Discontinuation
- 2007-04-03 JP JP2009504280A patent/JP5234439B2/ja active Active
-
2008
- 2008-11-03 KR KR1020087026973A patent/KR101474028B1/ko active IP Right Grant
- 2008-11-04 KR KR1020087027077A patent/KR101378256B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20140051463A (ko) | 2014-04-30 |
KR20090005149A (ko) | 2009-01-12 |
JP2009532905A (ja) | 2009-09-10 |
EP2008309A1 (en) | 2008-12-31 |
JP5229635B2 (ja) | 2013-07-03 |
JP5229587B2 (ja) | 2013-07-03 |
EP2002468A1 (en) | 2008-12-17 |
KR20090007397A (ko) | 2009-01-16 |
KR101378256B1 (ko) | 2014-03-25 |
KR101474028B1 (ko) | 2014-12-17 |
SG172643A1 (en) | 2011-07-28 |
WO2007114927A1 (en) | 2007-10-11 |
WO2007120492A1 (en) | 2007-10-25 |
WO2007136461A2 (en) | 2007-11-29 |
JP2009532903A (ja) | 2009-09-10 |
WO2007136461A3 (en) | 2008-01-17 |
KR20090007393A (ko) | 2009-01-16 |
EP2002469A1 (en) | 2008-12-17 |
EP2002470A2 (en) | 2008-12-17 |
EP2002468B1 (en) | 2013-07-24 |
KR20090006169A (ko) | 2009-01-14 |
JP2009532907A (ja) | 2009-09-10 |
JP2009532904A (ja) | 2009-09-10 |
EP2002470B1 (en) | 2016-03-09 |
WO2007120493A1 (en) | 2007-10-25 |
JP5234439B2 (ja) | 2013-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG170827A1 (en) | Grown nanofin transistors | |
TW200802627A (en) | Grown nanofin transistors | |
TWI234206B (en) | Method of fabricating Si1-x Gex films on silicon substrates | |
US9165767B2 (en) | Semiconductor structure with increased space and volume between shaped epitaxial structures | |
US8772095B2 (en) | Method of manufacturing semiconductor device using stress memorization technique | |
US20180294195A1 (en) | Semiconductor device and method of manufacturing the semiconductor device | |
WO2008136505A1 (ja) | 半導体デバイス及び薄膜トランジスタ、並びに、それらの製造方法 | |
US20070231984A1 (en) | Uniform silicide metal on epitaxially grown source and drain regions of three-dimensional transistors | |
WO2008005916A3 (en) | Method for making planar nanowire surround gate mosfet | |
US8963255B2 (en) | Strained silicon carbide channel for electron mobility of NMOS | |
WO2011071717A3 (en) | Backside stress compensation for gallium nitride or other nitride-based semiconductor devices | |
WO2007127670A3 (en) | Buffer-layer treatment of mocvd-grown nitride structures | |
JP2008511173A5 (zh) | ||
WO2005076795A3 (en) | Method for forming a semiconductor device with local semiconductor-on- insulator (soi) | |
TW200802617A (en) | Etched nanofin transistors | |
GB2456712A (en) | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region | |
TW201712873A (en) | High electron mobility transistors with localized sub-fin isolation | |
TW200642088A (en) | Thin film transistor, thin film transistor panel, and method of manufacturing the same | |
WO2008094653A3 (en) | Method for forming silicon/germanium containing drain/source regions in transistors with reduced silicon/germanium loss | |
WO2011047244A3 (en) | Method for improved mobility using hybrid orientation technology (hot) in conjunction with selective epitaxy and related apparatus | |
US7351633B2 (en) | Method of fabricating semiconductor device using selective epitaxial growth | |
US20070166960A1 (en) | Method for forming a strained si-channel in a mosfet structure | |
TW201205685A (en) | Transistor with longitudinal strain in channel induced by buried stressor relaxed by implantation | |
WO2016065768A1 (zh) | 低温多晶硅的制作方法及tft基板的制作方法 | |
US9559166B2 (en) | Fabricating transistors having resurfaced source/drain regions with stressed portions |