SG125932A1 - Method of forming strained silicon on insulator substrate - Google Patents

Method of forming strained silicon on insulator substrate

Info

Publication number
SG125932A1
SG125932A1 SG200400560A SG200400560A SG125932A1 SG 125932 A1 SG125932 A1 SG 125932A1 SG 200400560 A SG200400560 A SG 200400560A SG 200400560 A SG200400560 A SG 200400560A SG 125932 A1 SG125932 A1 SG 125932A1
Authority
SG
Singapore
Prior art keywords
strained silicon
wafer
insulator substrate
silicon layer
strained
Prior art date
Application number
SG200400560A
Other languages
English (en)
Inventor
Yee-Chia Yeo
Wen-Chin Lee
Original Assignee
Taiwan Semiconductor Mfg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg filed Critical Taiwan Semiconductor Mfg
Publication of SG125932A1 publication Critical patent/SG125932A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/78654—Monocrystalline silicon transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)
SG200400560A 2003-03-05 2004-02-10 Method of forming strained silicon on insulator substrate SG125932A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/379,873 US6911379B2 (en) 2003-03-05 2003-03-05 Method of forming strained silicon on insulator substrate

Publications (1)

Publication Number Publication Date
SG125932A1 true SG125932A1 (en) 2006-10-30

Family

ID=32926773

Family Applications (1)

Application Number Title Priority Date Filing Date
SG200400560A SG125932A1 (en) 2003-03-05 2004-02-10 Method of forming strained silicon on insulator substrate

Country Status (4)

Country Link
US (1) US6911379B2 (zh)
CN (2) CN100378918C (zh)
SG (1) SG125932A1 (zh)
TW (1) TWI225283B (zh)

Families Citing this family (96)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030227057A1 (en) 2002-06-07 2003-12-11 Lochtefeld Anthony J. Strained-semiconductor-on-insulator device structures
US7074623B2 (en) * 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US20040043193A1 (en) * 2002-08-30 2004-03-04 Yih-Fang Chen Friction material with friction modifying layer
US6949451B2 (en) * 2003-03-10 2005-09-27 Taiwan Semiconductor Manufacturing Company, Ltd. SOI chip with recess-resistant buried insulator and method of manufacturing the same
US6815278B1 (en) * 2003-08-25 2004-11-09 International Business Machines Corporation Ultra-thin silicon-on-insulator and strained-silicon-direct-on-insulator with hybrid crystal orientations
FR2867310B1 (fr) * 2004-03-05 2006-05-26 Soitec Silicon On Insulator Technique d'amelioration de la qualite d'une couche mince prelevee
US7282449B2 (en) * 2004-03-05 2007-10-16 S.O.I.Tec Silicon On Insulator Technologies Thermal treatment of a semiconductor layer
FR2867307B1 (fr) * 2004-03-05 2006-05-26 Soitec Silicon On Insulator Traitement thermique apres detachement smart-cut
US7227205B2 (en) * 2004-06-24 2007-06-05 International Business Machines Corporation Strained-silicon CMOS device and method
TWI463526B (zh) * 2004-06-24 2014-12-01 Ibm 改良具應力矽之ｃｍｏｓ元件的方法及以該方法製備而成的元件
EP1962340A3 (en) * 2004-11-09 2009-12-23 S.O.I. TEC Silicon Method for manufacturing compound material wafers
US20090107545A1 (en) * 2006-10-09 2009-04-30 Soltaix, Inc. Template for pyramidal three-dimensional thin-film solar cell manufacturing and methods of use
DE102004057764B4 (de) * 2004-11-30 2013-05-16 Advanced Micro Devices, Inc. Verfahren zur Herstellung eines Substrats mit kristallinen Halbleitergebieten mit unterschiedlichen Eigenschaften, die über einem kristallinen Vollsubstrat angeordnet sind und damit hergestelltes Halbleiterbauelement
US8420435B2 (en) 2009-05-05 2013-04-16 Solexel, Inc. Ion implantation fabrication process for thin-film crystalline silicon solar cells
US8129822B2 (en) * 2006-10-09 2012-03-06 Solexel, Inc. Template for three-dimensional thin-film solar cell manufacturing and methods of use
US8399331B2 (en) 2007-10-06 2013-03-19 Solexel Laser processing for high-efficiency thin crystalline silicon solar cell fabrication
US9508886B2 (en) 2007-10-06 2016-11-29 Solexel, Inc. Method for making a crystalline silicon solar cell substrate utilizing flat top laser beam
US7262087B2 (en) * 2004-12-14 2007-08-28 International Business Machines Corporation Dual stressed SOI substrates
US7279406B2 (en) * 2004-12-22 2007-10-09 Texas Instruments Incorporated Tailoring channel strain profile by recessed material composition control
US7348610B2 (en) * 2005-02-24 2008-03-25 International Business Machines Corporation Multiple layer and crystal plane orientation semiconductor substrate
JP2008532317A (ja) * 2005-02-28 2008-08-14 シリコン・ジェネシス・コーポレーション レイヤ転送プロセス用の基板強化方法および結果のデバイス
US7605042B2 (en) 2005-04-18 2009-10-20 Toshiba America Electronic Components, Inc. SOI bottom pre-doping merged e-SiGe for poly height reduction
US7355221B2 (en) * 2005-05-12 2008-04-08 International Business Machines Corporation Field effect transistor having an asymmetrically stressed channel region
US20070042566A1 (en) * 2005-08-03 2007-02-22 Memc Electronic Materials, Inc. Strained silicon on insulator (ssoi) structure with improved crystallinity in the strained silicon layer
US20070117350A1 (en) * 2005-08-03 2007-05-24 Memc Electronic Materials, Inc. Strained silicon on insulator (ssoi) with layer transfer from oxidized donor
US20070048906A1 (en) * 2005-08-23 2007-03-01 Han Seung H Method for fabricating semiconductor device
JP2009506533A (ja) * 2005-08-26 2009-02-12 エムイーエムシー・エレクトロニック・マテリアルズ・インコーポレイテッド 歪みシリコン・オン・インシュレータ構造の製造方法
WO2007035398A2 (en) * 2005-09-15 2007-03-29 Amberwave Systems Corporation Control of strain in device layers by selective relaxation and prevention of relaxation
US7638410B2 (en) * 2005-10-03 2009-12-29 Los Alamos National Security, Llc Method of transferring strained semiconductor structure
US7521376B2 (en) * 2005-10-26 2009-04-21 International Business Machines Corporation Method of forming a semiconductor structure using a non-oxygen chalcogen passivation treatment
US7772635B2 (en) * 2005-10-27 2010-08-10 Micron Technology, Inc. Non-volatile memory device with tensile strained silicon layer
US8159030B2 (en) * 2005-11-30 2012-04-17 Globalfoundries Inc. Strained MOS device and methods for its fabrication
US8729635B2 (en) * 2006-01-18 2014-05-20 Macronix International Co., Ltd. Semiconductor device having a high stress material layer
US7544584B2 (en) 2006-02-16 2009-06-09 Micron Technology, Inc. Localized compressive strained semiconductor
US7514726B2 (en) * 2006-03-21 2009-04-07 The United States Of America As Represented By The Aministrator Of The National Aeronautics And Space Administration Graded index silicon geranium on lattice matched silicon geranium semiconductor alloy
US7279758B1 (en) * 2006-05-24 2007-10-09 International Business Machines Corporation N-channel MOSFETs comprising dual stressors, and methods for forming the same
US7671421B2 (en) 2006-05-31 2010-03-02 International Business Machines Corporation CMOS structure and method for fabrication thereof using multiple crystallographic orientations and gate materials
US20070298586A1 (en) * 2006-06-21 2007-12-27 Nissan Motor Co., Ltd. Method of manufacturing semiconductor device
US7396776B2 (en) * 2006-07-10 2008-07-08 International Business Machines Corporation Semiconductor-on-insulator (SOI) structures including gradient nitrided buried oxide (BOX)
US8962447B2 (en) * 2006-08-03 2015-02-24 Micron Technology, Inc. Bonded strained semiconductor with a desired surface orientation and conductance direction
US8293558B2 (en) * 2006-10-09 2012-10-23 Solexel, Inc. Method for releasing a thin-film substrate
US8035028B2 (en) * 2006-10-09 2011-10-11 Solexel, Inc. Pyramidal three-dimensional thin-film solar cells
WO2011072161A2 (en) 2009-12-09 2011-06-16 Solexel, Inc. High-efficiency photovoltaic back-contact solar cell structures and manufacturing methods using thin planar semiconductors
US20100304521A1 (en) * 2006-10-09 2010-12-02 Solexel, Inc. Shadow Mask Methods For Manufacturing Three-Dimensional Thin-Film Solar Cells
US7999174B2 (en) * 2006-10-09 2011-08-16 Solexel, Inc. Solar module structures and assembly methods for three-dimensional thin-film solar cells
US8193076B2 (en) 2006-10-09 2012-06-05 Solexel, Inc. Method for releasing a thin semiconductor substrate from a reusable template
US20080264477A1 (en) * 2006-10-09 2008-10-30 Soltaix, Inc. Methods for manufacturing three-dimensional thin-film solar cells
US8168465B2 (en) * 2008-11-13 2012-05-01 Solexel, Inc. Three-dimensional semiconductor template for making high efficiency thin-film solar cells
DE102007004861B4 (de) * 2007-01-31 2010-02-18 Advanced Micro Devices, Inc., Sunnyvale Transistor mit eingebettetem Si/Ge-Material auf einem verspannten Halbleiter-auf-Isolator-Substrat und Verfahren zum Herstellen des Transistors
US7875511B2 (en) * 2007-03-13 2011-01-25 International Business Machines Corporation CMOS structure including differential channel stressing layer compositions
US7759233B2 (en) * 2007-03-23 2010-07-20 Micron Technology, Inc. Methods for stressing semiconductor material structures to improve electron and/or hole mobility of transistor channels fabricated therefrom, and semiconductor devices including such structures
US8293611B2 (en) 2007-05-08 2012-10-23 Micron Technology, Inc. Implantation processes for straining transistor channels of semiconductor device structures and semiconductor devices with strained transistor channels
JP5459899B2 (ja) * 2007-06-01 2014-04-02 株式会社半導体エネルギー研究所 半導体装置の作製方法
US7767510B2 (en) * 2007-06-11 2010-08-03 Texas Instruments Incorporated Semiconductor device made by the method of producing hybrid orientnation (100) strained silicon with (110) silicon
US7855111B2 (en) * 2007-06-11 2010-12-21 Texas Instruments Incorporated Border region defect reduction in hybrid orientation technology (HOT) direct silicon bonded (DSB) substrates
DE102007033449A1 (de) * 2007-07-18 2009-01-29 Siltronic Ag Halbleiterscheibe mit Schichtaufbau und Verwendung der Halbleiterscheibe als Donorscheibe
WO2009026240A1 (en) * 2007-08-17 2009-02-26 Solexel, Inc. Methods for liquid transfer coating of three-dimensional substrates
US7558371B2 (en) * 2007-10-18 2009-07-07 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Method of generating X-ray diffraction data for integral detection of twin defects in super-hetero-epitaxial materials
US20100144080A1 (en) * 2008-06-02 2010-06-10 Solexel, Inc. Method and apparatus to transfer coat uneven surface
US8288195B2 (en) * 2008-11-13 2012-10-16 Solexel, Inc. Method for fabricating a three-dimensional thin-film semiconductor substrate from a template
MY160251A (en) * 2008-11-26 2017-02-28 Solexel Inc Truncated pyramid -structures for see-through solar cells
US8906218B2 (en) 2010-05-05 2014-12-09 Solexel, Inc. Apparatus and methods for uniformly forming porous semiconductor on a substrate
WO2010083422A1 (en) * 2009-01-15 2010-07-22 Solexel, Inc. Porous silicon electro-etching system and method
US9076642B2 (en) 2009-01-15 2015-07-07 Solexel, Inc. High-Throughput batch porous silicon manufacturing equipment design and processing methods
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
MY162405A (en) * 2009-02-06 2017-06-15 Solexel Inc Trench Formation Method For Releasing A Thin-Film Substrate From A Reusable Semiconductor Template
US8828517B2 (en) 2009-03-23 2014-09-09 Solexel, Inc. Structure and method for improving solar cell efficiency and mechanical strength
EP2419306B1 (en) * 2009-04-14 2016-03-30 Solexel, Inc. High efficiency epitaxial chemical vapor deposition (cvd) reactor
US9099584B2 (en) * 2009-04-24 2015-08-04 Solexel, Inc. Integrated three-dimensional and planar metallization structure for thin film solar cells
US9318644B2 (en) 2009-05-05 2016-04-19 Solexel, Inc. Ion implantation and annealing for thin film crystalline solar cells
JP5872456B2 (ja) 2009-05-05 2016-03-01 ソレクセル、インコーポレイテッド 生産性が高い多孔質半導体層形成装置
US8445314B2 (en) * 2009-05-22 2013-05-21 Solexel, Inc. Method of creating reusable template for detachable thin film substrate
US8551866B2 (en) * 2009-05-29 2013-10-08 Solexel, Inc. Three-dimensional thin-film semiconductor substrate with through-holes and methods of manufacturing
US8802477B2 (en) * 2009-06-09 2014-08-12 International Business Machines Corporation Heterojunction III-V photovoltaic cell fabrication
US8703521B2 (en) 2009-06-09 2014-04-22 International Business Machines Corporation Multijunction photovoltaic cell fabrication
US8241940B2 (en) 2010-02-12 2012-08-14 Solexel, Inc. Double-sided reusable template for fabrication of semiconductor substrates for photovoltaic cell and microelectronics device manufacturing
US9870937B2 (en) 2010-06-09 2018-01-16 Ob Realty, Llc High productivity deposition reactor comprising a gas flow chamber having a tapered gas flow space
KR20140015247A (ko) 2010-08-05 2014-02-06 솔렉셀, 인크. 태양전지용 백플레인 보강 및 상호연결부
US8997832B1 (en) 2010-11-23 2015-04-07 Western Digital (Fremont), Llc Method of fabricating micrometer scale components
EP2710639A4 (en) 2011-05-20 2015-11-25 Solexel Inc SELF-ACTIVATED FRONT SURFACE POLARIZATION FOR A SOLAR CELL
US8685804B2 (en) 2011-10-03 2014-04-01 International Business Machines Corporation Enhancement of charge carrier mobility in transistors
FR2987166B1 (fr) * 2012-02-16 2017-05-12 Soitec Silicon On Insulator Procede de transfert d'une couche
US8617968B1 (en) 2012-06-18 2013-12-31 International Business Machines Corporation Strained silicon and strained silicon germanium on insulator metal oxide semiconductor field effect transistors (MOSFETs)
US9614026B2 (en) 2013-03-13 2017-04-04 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration High mobility transport layer structures for rhombohedral Si/Ge/SiGe devices
US9263586B2 (en) 2014-06-06 2016-02-16 Taiwan Semiconductor Manufacturing Company, Ltd. Quantum well fin-like field effect transistor (QWFinFET) having a two-section combo QW structure
US9922866B2 (en) * 2015-07-31 2018-03-20 International Business Machines Corporation Enhancing robustness of SOI substrate containing a buried N+ silicon layer for CMOS processing
FR3051596B1 (fr) 2016-05-17 2022-11-18 Soitec Silicon On Insulator Procede de fabrication d'un substrat de type semi-conducteur contraint sur isolant
KR102626036B1 (ko) * 2016-08-19 2024-01-18 에스케이하이닉스 주식회사 반도체 장치
US10438838B2 (en) 2016-09-01 2019-10-08 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure and related method
CN108878263B (zh) * 2018-06-25 2022-03-18 中国科学院微电子研究所 半导体结构与其制作方法
US11646242B2 (en) 2018-11-29 2023-05-09 Qorvo Us, Inc. Thermally enhanced semiconductor package with at least one heat extractor and process for making the same
US11923313B2 (en) 2019-01-23 2024-03-05 Qorvo Us, Inc. RF device without silicon handle substrate for enhanced thermal and electrical performance and methods of forming the same
US20200235066A1 (en) 2019-01-23 2020-07-23 Qorvo Us, Inc. Rf devices with enhanced performance and methods of forming the same
US11923238B2 (en) 2019-12-12 2024-03-05 Qorvo Us, Inc. Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive
US20220320046A1 (en) * 2021-03-31 2022-10-06 Taiwan Semiconductor Manufacturing Company Limited Semiconductor package including semiconductor dies having different lattice directions and method of forming the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010001490A1 (en) * 1998-06-08 2001-05-24 Kuo-Tung Sung Device with differential field isolation thicknesses and related methods
US20020140031A1 (en) * 2001-03-31 2002-10-03 Kern Rim Strained silicon on insulator structures

Family Cites Families (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1040321A (en) 1974-07-23 1978-10-10 Alfred C. Ipri Polycrystalline silicon resistive device for integrated circuits and method for making same
US5013681A (en) 1989-09-29 1991-05-07 The United States Of America As Represented By The Secretary Of The Navy Method of producing a thin silicon-on-insulator layer
US5024723A (en) 1990-05-07 1991-06-18 Goesele Ulrich M Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning
US5364930A (en) 1990-10-16 1994-11-15 Northwestern University Synthetic C1q peptide fragments
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
US5213986A (en) 1992-04-10 1993-05-25 North American Philips Corporation Process for making thin film silicon-on-insulator wafers employing wafer bonding and wafer thinning
JP3321882B2 (ja) 1993-02-28 2002-09-09 ソニー株式会社 基板はり合わせ方法
US5659192A (en) 1993-06-30 1997-08-19 Honeywell Inc. SOI substrate fabrication
US5461243A (en) 1993-10-29 1995-10-24 International Business Machines Corporation Substrate for tensilely strained semiconductor
US5468657A (en) 1994-06-17 1995-11-21 Sharp Microelectronics Technology, Inc. Nitridation of SIMOX buried oxide
JPH0832039A (ja) 1994-07-12 1996-02-02 Nippondenso Co Ltd 半導体装置およびその製造方法
US5633588A (en) 1994-09-16 1997-05-27 Hitachi Medical Corporation Superconducting magnet apparatus using superconducting multilayer composite member, method of magnetizing the same and magnetic resonance imaging system employing the same
FR2725074B1 (fr) 1994-09-22 1996-12-20 Commissariat Energie Atomique Procede de fabrication d'une structure comportant une couche mince semi-conductrice sur un substrat
JP3171764B2 (ja) 1994-12-19 2001-06-04 シャープ株式会社 半導体装置の製造方法
US5739896A (en) * 1995-02-03 1998-04-14 Eastman Kodak Company Method and apparatus for digitally printing and developing images onto photosensitive material
US5904539A (en) 1996-03-21 1999-05-18 Advanced Micro Devices, Inc. Semiconductor trench isolation process resulting in a silicon mesa having enhanced mechanical and electrical properties
US5882981A (en) 1996-07-30 1999-03-16 Texas Instruments Incorporated Mesa isolation Refill Process for Silicon on Insulator Technology Using Flowage Oxides as the Refill Material
US6023082A (en) * 1996-08-05 2000-02-08 Lockheed Martin Energy Research Corporation Strain-based control of crystal anisotropy for perovskite oxides on semiconductor-based material
KR100304161B1 (ko) * 1996-12-18 2001-11-30 미다라이 후지오 반도체부재의제조방법
US5985742A (en) 1997-05-12 1999-11-16 Silicon Genesis Corporation Controlled cleavage process and device for patterned films
ATE283549T1 (de) 1997-06-24 2004-12-15 Massachusetts Inst Technology Kontrolle der verspannungsdichte durch verwendung von gradientenschichten und durch planarisierung
US6534380B1 (en) * 1997-07-18 2003-03-18 Denso Corporation Semiconductor substrate and method of manufacturing the same
US6321134B1 (en) 1997-07-29 2001-11-20 Silicon Genesis Corporation Clustertool system software using plasma immersion ion implantation
US5882987A (en) 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
US6143070A (en) 1998-05-15 2000-11-07 The United States Of America As Represented By The Secretary Of The Air Force Silicon-germanium bulk alloy growth by liquid encapsulated zone melting
JP3403076B2 (ja) 1998-06-30 2003-05-06 株式会社東芝 半導体装置及びその製造方法
JP4476390B2 (ja) 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6350993B1 (en) 1999-03-12 2002-02-26 International Business Machines Corporation High speed composite p-channel Si/SiGe heterostructure for field effect devices
US6355541B1 (en) 1999-04-21 2002-03-12 Lockheed Martin Energy Research Corporation Method for transfer of thin-film of silicon carbide via implantation and wafer bonding
US6455398B1 (en) 1999-07-16 2002-09-24 Massachusetts Institute Of Technology Silicon on III-V semiconductor bonding for monolithic optoelectronic integration
US6368938B1 (en) 1999-10-05 2002-04-09 Silicon Wafer Technologies, Inc. Process for manufacturing a silicon-on-insulator substrate and semiconductor devices on said substrate
US6690043B1 (en) 1999-11-26 2004-02-10 Kabushiki Kaisha Toshiba Semiconductor device and method of manufacturing the same
US6252284B1 (en) 1999-12-09 2001-06-26 International Business Machines Corporation Planarized silicon fin device
US6326285B1 (en) 2000-02-24 2001-12-04 International Business Machines Corporation Simultaneous multiple silicon on insulator (SOI) wafer production
TW452866B (en) 2000-02-25 2001-09-01 Lee Tien Hsi Manufacturing method of thin film on a substrate
US6429061B1 (en) 2000-07-26 2002-08-06 International Business Machines Corporation Method to fabricate a strained Si CMOS structure using selective epitaxial deposition of Si after device isolation formation
JP2002076336A (ja) 2000-09-01 2002-03-15 Mitsubishi Electric Corp 半導体装置およびｓｏｉ基板
US6497763B2 (en) * 2001-01-19 2002-12-24 The United States Of America As Represented By The Secretary Of The Navy Electronic device with composite substrate
US6410371B1 (en) 2001-02-26 2002-06-25 Advanced Micro Devices, Inc. Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer
US6593641B1 (en) * 2001-03-02 2003-07-15 Amberwave Systems Corporation Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits
US6410938B1 (en) 2001-04-03 2002-06-25 Advanced Micro Devices, Inc. Semiconductor-on-insulator device with nitrided buried oxide and method of fabricating
KR100456526B1 (ko) 2001-05-22 2004-11-09 삼성전자주식회사 식각저지막을 갖는 에스오아이 기판, 그 제조방법, 그위에 제작된 에스오아이 집적회로 및 그것을 사용하여에스오아이 집적회로를 제조하는 방법
US6759282B2 (en) 2001-06-12 2004-07-06 International Business Machines Corporation Method and structure for buried circuits and devices
US6358806B1 (en) 2001-06-29 2002-03-19 Lsi Logic Corporation Silicon carbide CMOS channel
JP2003031495A (ja) 2001-07-12 2003-01-31 Hitachi Ltd 半導体装置用基板の製造方法および半導体装置の製造方法
WO2003015142A2 (en) * 2001-08-06 2003-02-20 Massachusetts Institute Of Technology Formation of planar strained layers
EP1306890A2 (en) * 2001-10-25 2003-05-02 Matsushita Electric Industrial Co., Ltd. Semiconductor substrate and device comprising SiC and method for fabricating the same
JP2003158250A (ja) * 2001-10-30 2003-05-30 Sharp Corp ＳｉＧｅ／ＳＯＩのＣＭＯＳおよびその製造方法
JP2003173951A (ja) 2001-12-04 2003-06-20 Tokyo Electron Ltd 電子ビーム描画用マスクの製造方法および電子ビーム描画用マスクブランクス
JP2003229577A (ja) 2002-02-06 2003-08-15 Sony Corp 半導体装置の製造方法。
US6649492B2 (en) 2002-02-11 2003-11-18 International Business Machines Corporation Strained Si based layer made by UHV-CVD, and devices therein
US6562703B1 (en) * 2002-03-13 2003-05-13 Sharp Laboratories Of America, Inc. Molecular hydrogen implantation method for forming a relaxed silicon germanium layer with high germanium content
JP2003289144A (ja) 2002-03-28 2003-10-10 Toshiba Corp 半導体装置およびその製造方法
US20030227057A1 (en) 2002-06-07 2003-12-11 Lochtefeld Anthony J. Strained-semiconductor-on-insulator device structures

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010001490A1 (en) * 1998-06-08 2001-05-24 Kuo-Tung Sung Device with differential field isolation thicknesses and related methods
US20020140031A1 (en) * 2001-03-31 2002-10-03 Kern Rim Strained silicon on insulator structures

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PREPARATION OF NOVEL SIGE-FREE STRAINED SI ON INSULATOR SUBSTRATES *

Also Published As

Publication number Publication date
CN1259692C (zh) 2006-06-14
CN1790619A (zh) 2006-06-21
CN1527357A (zh) 2004-09-08
US6911379B2 (en) 2005-06-28
TWI225283B (en) 2004-12-11
CN100378918C (zh) 2008-04-02
TW200418131A (en) 2004-09-16
US20040173790A1 (en) 2004-09-09

Similar Documents

Publication Publication Date Title
SG125932A1 (en) Method of forming strained silicon on insulator substrate
WO2004006311A3 (en) Transfer of a thin layer from a wafer comprising a buffer layer
WO2005104192A3 (en) A METHOD FOR THE FABRICATION OF GaAs/Si AND RELATED WAFER BONDED VIRTUAL SUBSTRATES
AU2003247130A1 (en) Method of transferring of a layer of strained semiconductor material
TW200613502A (en) Method of producing a semiconductor device, and wafer-processing tape
WO2001006546A3 (en) Silicon on iii-v semiconductor bonding for monolithic optoelectronic integration
WO1997024752A3 (en) A method of manufacturing a high voltage gan-aln based semiconductor device and semiconductor device made
WO2004021420A3 (en) Fabrication method for a monocrystalline semiconductor layer on a substrate
TW200503176A (en) High-performance CMOS SOI devices on hybrid crystal-oriented substrates
TW200721452A (en) Novel method for intgegrating silicon CMOS and ALGaN/GaN wideband amplifiers on engineered substrates
DE60141843D1 (de) Verfahren zur bildung einer schicht aus relaxiertem sige-auf-isolator
WO2014020906A1 (ja) 複合基板の製造方法および半導体結晶層形成基板の製造方法
WO2007050736A3 (en) Vertical structure semiconductor devices and method of fabricating the same
TW200701335A (en) Nitride semiconductor device and manufacturing mathod thereof
EP1396877A3 (en) Substrate for electronic devices, manufacturing method therefor, and electronic device
EP1094511A3 (en) Low profile integrated circuit packages
WO2004060792A3 (en) Method of forming semiconductor devices through epitaxy
KR101086896B1 (ko) 변형된 반도체 기판 및 그 공정
TW200631078A (en) A method of making a semiconductor structure for high power semiconductor devices
EP1286392A3 (en) Method for manufacturing semiconductor substrate, semiconductor substrate, electrooptic device and electronic apparatus
TW200512801A (en) Fabrication of semiconductor devices
TW200605169A (en) Circuit device and process for manufacture thereof
SG145557A1 (en) A method of fabricating a wafer with strained channel layers for increased electron and hole mobility for improving device performance
GB0326321D0 (en) Formation of lattice-tuning semiconductor substrates
TW200723417A (en) Semiconductor package structure and method for separating package of wafer level package