SG11201604259PA - High-resistive silicon substrate with a reduced radio frequency loss for a radio-frequency integrated passive device - Google Patents

High-resistive silicon substrate with a reduced radio frequency loss for a radio-frequency integrated passive device

Info

Publication number
SG11201604259PA
SG11201604259PA SG11201604259PA SG11201604259PA SG11201604259PA SG 11201604259P A SG11201604259P A SG 11201604259PA SG 11201604259P A SG11201604259P A SG 11201604259PA SG 11201604259P A SG11201604259P A SG 11201604259PA SG 11201604259P A SG11201604259P A SG 11201604259PA
Authority
SG
Singapore
Prior art keywords
radio
silicon substrate
passive device
integrated passive
frequency
Prior art date
Application number
SG11201604259PA
Other languages
English (en)
Inventor
Atte Haapalinna
Original Assignee
Okmetic Oyj
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Okmetic Oyj filed Critical Okmetic Oyj
Publication of SG11201604259PA publication Critical patent/SG11201604259PA/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • G06K19/07771Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card the record carrier comprising means for minimising adverse effects on the data communication capability of the record carrier, e.g. minimising Eddy currents induced in a proximate metal or otherwise electromagnetically interfering object
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/30Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface
    • H01L29/32Semiconductor bodies ; Multistep manufacturing processes therefor characterised by physical imperfections; having polished or roughened surface the imperfections being within the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • H01L21/0201Specific process step
    • H01L21/02013Grinding, lapping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • H01L21/0201Specific process step
    • H01L21/02024Mirror polishing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76256Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01QANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00Details of, or arrangements associated with, antennas
    • H01Q1/12Supports; Mounting means
    • H01Q1/22Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2283Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Theoretical Computer Science (AREA)
  • Health & Medical Sciences (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Grinding Of Cylindrical And Plane Surfaces (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
SG11201604259PA 2013-11-26 2014-11-26 High-resistive silicon substrate with a reduced radio frequency loss for a radio-frequency integrated passive device SG11201604259PA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI20136180A FI130149B (en) 2013-11-26 2013-11-26 High Resistive Silicon Substrate with Reduced RF Loss for RF Integrated Passive Device
PCT/FI2014/050910 WO2015079111A1 (fr) 2013-11-26 2014-11-26 Substrat en silicium à haute résistivité présentant des pertes radiofréquence réduites pour dispositif passif intégré radiofréquence

Publications (1)

Publication Number Publication Date
SG11201604259PA true SG11201604259PA (en) 2016-07-28

Family

ID=53181953

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201604259PA SG11201604259PA (en) 2013-11-26 2014-11-26 High-resistive silicon substrate with a reduced radio frequency loss for a radio-frequency integrated passive device

Country Status (9)

Country Link
US (1) US9312345B2 (fr)
EP (2) EP3075007A4 (fr)
JP (1) JP6438024B2 (fr)
KR (1) KR102284688B1 (fr)
CN (1) CN105993072B (fr)
FI (1) FI130149B (fr)
SG (1) SG11201604259PA (fr)
TW (1) TWI638454B (fr)
WO (1) WO2015079111A1 (fr)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9923060B2 (en) 2015-05-29 2018-03-20 Analog Devices, Inc. Gallium nitride apparatus with a trap rich region
CN105261586B (zh) * 2015-08-25 2018-05-25 上海新傲科技股份有限公司 带有电荷陷阱和绝缘埋层衬底的制备方法
CN110402486B (zh) * 2017-02-10 2023-11-28 环球晶圆股份有限公司 用于评估半导体结构的方法
FR3066858B1 (fr) * 2017-05-23 2019-06-21 Soitec Procede pour minimiser une distorsion d'un signal dans un circuit radiofrequence
CN109103582A (zh) * 2018-08-29 2018-12-28 河海大学常州校区 薄膜体声波谐振器结构的纳米机械声学天线及制造方法
US20220115226A1 (en) * 2020-10-08 2022-04-14 Okmetic Oy Manufacture method of a high-resistivity silicon handle wafer for a hybrid substrate structure
FI129826B (en) * 2020-10-08 2022-09-15 Okmetic Oy Manufacturing method of high-resistive silicon wafer intended for hybrid substrate structure
TWI761255B (zh) * 2021-07-08 2022-04-11 環球晶圓股份有限公司 晶圓及晶圓的製造方法
FR3126169A1 (fr) * 2021-08-12 2023-02-17 Stmicroelectronics (Tours) Sas Procédé de fabrication de composants radiofréquence
US20230245922A1 (en) * 2022-01-17 2023-08-03 Psemi Corporation Methods for simultaneous generation of a trap-rich layer and a box layer

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5559359A (en) * 1994-07-29 1996-09-24 Reyes; Adolfo C. Microwave integrated circuit passive element structure and method for reducing signal propagation losses
US6388290B1 (en) * 1998-06-10 2002-05-14 Agere Systems Guardian Corp. Single crystal silicon on polycrystalline silicon integrated circuits
US20070032040A1 (en) * 2003-09-26 2007-02-08 Dimitri Lederer Method of manufacturing a multilayer semiconductor structure with reduced ohmic losses
US7936043B2 (en) 2006-03-17 2011-05-03 Sychip Inc. Integrated passive device substrates
US8378384B2 (en) * 2007-09-28 2013-02-19 Infineon Technologies Ag Wafer and method for producing a wafer
US7868419B1 (en) 2007-10-18 2011-01-11 Rf Micro Devices, Inc. Linearity improvements of semiconductor substrate based radio frequency devices
CN101447417A (zh) * 2007-11-27 2009-06-03 上海华虹Nec电子有限公司 高电阻多晶硅形成方法
US20090236689A1 (en) * 2008-03-24 2009-09-24 Freescale Semiconductor, Inc. Integrated passive device and method with low cost substrate
JP2009252822A (ja) * 2008-04-02 2009-10-29 Sumco Corp シリコンウェーハ及びその製造方法
FR2933233B1 (fr) * 2008-06-30 2010-11-26 Soitec Silicon On Insulator Substrat de haute resistivite bon marche et procede de fabrication associe
JP5922860B2 (ja) * 2009-06-19 2016-05-24 株式会社Sumco 高抵抗シリコンウェーハの製造方法
JP2010219210A (ja) 2009-03-16 2010-09-30 Renesas Electronics Corp 半導体装置およびその製造方法
FR2953640B1 (fr) * 2009-12-04 2012-02-10 S O I Tec Silicon On Insulator Tech Procede de fabrication d'une structure de type semi-conducteur sur isolant, a pertes electriques diminuees et structure correspondante
US8492868B2 (en) * 2010-08-02 2013-07-23 International Business Machines Corporation Method, apparatus, and design structure for silicon-on-insulator high-bandwidth circuitry with reduced charge layer
FR2967812B1 (fr) * 2010-11-19 2016-06-10 S O I Tec Silicon On Insulator Tech Dispositif electronique pour applications radiofrequence ou de puissance et procede de fabrication d'un tel dispositif
CN103348473B (zh) * 2010-12-24 2016-04-06 斯兰纳半导体美国股份有限公司 用于半导体装置的富陷阱层
US8481405B2 (en) * 2010-12-24 2013-07-09 Io Semiconductor, Inc. Trap rich layer with through-silicon-vias in semiconductor devices
US8536021B2 (en) 2010-12-24 2013-09-17 Io Semiconductor, Inc. Trap rich layer formation techniques for semiconductor devices
EP2686878B1 (fr) * 2011-03-16 2016-05-18 MEMC Electronic Materials, Inc. Structures silicium sur isolant à régions à résistivité élevée dans tranche de traitement et procédés de fabrication de telles structures
US8536035B2 (en) * 2012-02-01 2013-09-17 International Business Machines Corporation Silicon-on-insulator substrate and method of forming
US20150014795A1 (en) 2013-07-10 2015-01-15 Avago Technologies General Ip (Singapore) Pte. Ltd. Surface passivation of substrate by mechanically damaging surface layer

Also Published As

Publication number Publication date
FI20136180L (fi) 2015-05-27
FI130149B (en) 2023-03-15
KR102284688B1 (ko) 2021-08-02
EP3075007A4 (fr) 2017-06-07
EP3872856A1 (fr) 2021-09-01
JP2016541118A (ja) 2016-12-28
US20150145105A1 (en) 2015-05-28
TW201535716A (zh) 2015-09-16
US9312345B2 (en) 2016-04-12
CN105993072A (zh) 2016-10-05
WO2015079111A1 (fr) 2015-06-04
CN105993072B (zh) 2019-03-01
JP6438024B2 (ja) 2018-12-19
EP3872856B1 (fr) 2024-07-10
TWI638454B (zh) 2018-10-11
KR20160089448A (ko) 2016-07-27
EP3075007A1 (fr) 2016-10-05

Similar Documents

Publication Publication Date Title
SG11201604259PA (en) High-resistive silicon substrate with a reduced radio frequency loss for a radio-frequency integrated passive device
HK1231641A1 (zh) 具有可切換天線系統的無線電子設備
PT2710523T (pt) Dispositivo transpondedor de radiofrequência com circuito ressonante passivo optimizado
GB2572880B (en) A system comprising a radio frequency module
AU363592S (en) Case for a mobile electronic device
EP3394929A4 (fr) Dispositifs microélectroniques conçus avec des antennes intégrées sur un substrat
EP3079926A4 (fr) Pneu comportant un dispositif électronique dans une paroi latérale inférieure
SG11201605389SA (en) Mobile radio communication devices and methods for controlling a mobile radio communication device
AU363546S (en) Case for a mobile electronic device
GB2510055B (en) Discrete antenna arrangement mounted on an RF chip which is mounted on a substrate
AU363545S (en) Case for a mobile electronic device
HK1205592A1 (en) A semiconductor device and an electronic device
EP3032540A4 (fr) Dispositif de circuit intégré à semi-conducteurs
GB201505017D0 (en) A case for a mobile electronic device
EP2974420A4 (fr) Techniques servant à authentifier un dispositif permettant de se relier sans fil
GB2581306B (en) Substrate for a communication device
HK1200606A1 (en) An apparatus for a radio frequency integrated circuit
GB2529776B (en) Vehicle-mounted antenna device
SG10201400757VA (en) Device for dispensing adhesive on a substrate
TWI561048B (en) Method and electronic device for wireless communication
SG10201703598RA (en) Access Points, Radio Communication Devices, Methods For Controlling An Access Point, And Methods For Controlling A Radio Communication Device
EP2759929A4 (fr) Dispositif portatif radio et procédé de démarrage dudit dispositif
TWI562556B (en) Portable electronic device having nfc antenna
IL234336B (en) Radio frequency device with feed structure
GB201320912D0 (en) Integrated circuit radio devices