RU2018112510A - СПОСОБ ИЗГОТОВЛЕНИЯ КОМПОЗИТНОЙ ПОДЛОЖКИ SiC И СПОСОБ ИЗГОТОВЛЕНИЯ ПОЛУПРОВОДНИКОВОЙ ПОДЛОЖКИ - Google Patents

СПОСОБ ИЗГОТОВЛЕНИЯ КОМПОЗИТНОЙ ПОДЛОЖКИ SiC И СПОСОБ ИЗГОТОВЛЕНИЯ ПОЛУПРОВОДНИКОВОЙ ПОДЛОЖКИ Download PDF

Info

Publication number
RU2018112510A
RU2018112510A RU2018112510A RU2018112510A RU2018112510A RU 2018112510 A RU2018112510 A RU 2018112510A RU 2018112510 A RU2018112510 A RU 2018112510A RU 2018112510 A RU2018112510 A RU 2018112510A RU 2018112510 A RU2018112510 A RU 2018112510A
Authority
RU
Russia
Prior art keywords
sic
layer
substrate
single crystal
manufacturing
Prior art date
Application number
RU2018112510A
Other languages
English (en)
Other versions
RU2018112510A3 (ru
RU2720397C2 (ru
Inventor
Йосихиро КУБОТА
Содзи АКИЯМА
Хироюки НАГАСАВА
Original Assignee
Син-Эцу Кемикал Ко., Лтд.
Кусик Инк.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Син-Эцу Кемикал Ко., Лтд., Кусик Инк. filed Critical Син-Эцу Кемикал Ко., Лтд.
Publication of RU2018112510A publication Critical patent/RU2018112510A/ru
Publication of RU2018112510A3 publication Critical patent/RU2018112510A3/ru
Application granted granted Critical
Publication of RU2720397C2 publication Critical patent/RU2720397C2/ru

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/20Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/186Epitaxial-layer growth characterised by the substrate being specially pre-treated by, e.g. chemical or physical means
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/36Carbides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/60Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape characterised by shape
    • C30B29/68Crystals with laminate structure, e.g. "superlattices"
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/02447Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02488Insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02496Layer structure
    • H01L21/02502Layer structure consisting of two layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02529Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02631Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02658Pretreatments
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/7806Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02587Structure
    • H01L21/0259Microstructure
    • H01L21/02595Microstructure polycrystalline
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02634Homoepitaxy

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Chemical Vapour Deposition (AREA)

Claims (11)

1. Способ изготовления композитной подложки SiC, имеющей монокристаллический слой SiC на поликристаллической подложке SiC, включающий:
обеспечение монокристаллического слоя SiC на одной поверхности удерживающей подложки, изготовленной из Si, для подготовки носителя монокристаллического слоя SiC, после этого
осаждение поликристаллического SiC на монокристаллический слой SiC с помощью физического или химического средства для подготовки слоистого материала SiC, при этом монокристаллический слой SiC и поликристаллическая подложка SiC послойно наносятся на удерживающую подложку, и после этого
удаление удерживающей подложки физическим и/или химическим способом.
2. Способ изготовления композитной подложки SiC по п.1, дополнительно включающий: перед осаждением поликристаллического SiC на монокристаллический слой SiC, вызывание деформации в носителе монокристаллического слоя SiC путем создания физического повреждения поверхности, расположенной напротив поверхности, несущей монокристаллический слой SiC удерживающей подложки в носителе монокристаллического слоя SiC.
3. Способ изготовления композитной подложки SiC по п.1 или 2, дополнительно включающий: после осаждения поликристаллического SiC на монокристаллический слой SiC, создание физического повреждения на поверхности, расположенной напротив прилегающей поверхности поликристаллической подложки SiC с монокристаллическим слоем SiC в слоистом материале SiC.
4. Способ изготовления композитной подложки SiC по п.2 или 3, в котором физическое повреждение создается по меньшей мере одним способом обработки, выбранным от пескоструйной обработки, шлифовки, резки, лазерной обработки и электроискровой обработки.
5. Способ изготовления композитной подложки SiC по любому из пп.1-4, в котором монокристаллический слой SiC обеспечивают на одной поверхности удерживающей подложки с промежуточным слоем, изготовленным из оксида кремния, нитрида кремния или оксинитрида кремния и размещенным между ними.
6. Способ изготовления композитной подложки SiC по любому из пп.1-5, в котором монокристаллическая тонкая пленка SiC, отслоенная от монокристаллической подложки SiC способом ионно-имплантированного отслоения, переносится на удерживающую подложку для обеспечения монокристаллического слоя SiC.
7. Способ изготовления композитной подложки SiC по любому из пп.1-6, в котором поликристаллический SiC осаждается на монокристаллический слой SiC путем химического осаждения из паровой фазы.
8. Способ изготовления полупроводниковой подложки, включающий: изготовление композитной подложки SiC способом изготовления композитной подложки SiC по любому из пп.1-7, и, с использованием композитной подложки SiC в качестве шаблона, гетероэпитаксиальное выращивание монокристалла SiC на монокристаллическом слое SiC для послойного нанесения монокристаллического SiC.
RU2018112510A 2015-09-11 2016-09-07 СПОСОБ ИЗГОТОВЛЕНИЯ КОМПОЗИТНОЙ ПОДЛОЖКИ SiC И СПОСОБ ИЗГОТОВЛЕНИЯ ПОЛУПРОВОДНИКОВОЙ ПОДЛОЖКИ RU2720397C2 (ru)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2015-179290 2015-09-11
JP2015179290A JP6572694B2 (ja) 2015-09-11 2015-09-11 SiC複合基板の製造方法及び半導体基板の製造方法
PCT/JP2016/076297 WO2017043528A1 (ja) 2015-09-11 2016-09-07 SiC複合基板の製造方法及び半導体基板の製造方法

Publications (3)

Publication Number Publication Date
RU2018112510A true RU2018112510A (ru) 2019-10-14
RU2018112510A3 RU2018112510A3 (ru) 2019-12-04
RU2720397C2 RU2720397C2 (ru) 2020-04-29

Family

ID=58240790

Family Applications (1)

Application Number Title Priority Date Filing Date
RU2018112510A RU2720397C2 (ru) 2015-09-11 2016-09-07 СПОСОБ ИЗГОТОВЛЕНИЯ КОМПОЗИТНОЙ ПОДЛОЖКИ SiC И СПОСОБ ИЗГОТОВЛЕНИЯ ПОЛУПРОВОДНИКОВОЙ ПОДЛОЖКИ

Country Status (7)

Country Link
US (1) US10612157B2 (ru)
EP (1) EP3349237B1 (ru)
JP (1) JP6572694B2 (ru)
CN (1) CN108140540B (ru)
RU (1) RU2720397C2 (ru)
TW (1) TWI698908B (ru)
WO (1) WO2017043528A1 (ru)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6572694B2 (ja) * 2015-09-11 2019-09-11 信越化学工業株式会社 SiC複合基板の製造方法及び半導体基板の製造方法
DE102019110402A1 (de) 2018-05-25 2019-11-28 Infineon Technologies Ag Ein Verfahren zum Bearbeiten eines Halbleiterwafers, eine Halbleiter-Verbundstruktur und eine Stützstruktur für einen Halbleiterwafer
DE102019111377A1 (de) * 2018-05-28 2019-11-28 Infineon Technologies Ag Verfahren zum Verarbeiten eines Siliziumkarbid-Wafers und ein Siliziumkarbid-Halbleiterbauelement
JP7235456B2 (ja) * 2018-08-14 2023-03-08 株式会社ディスコ 半導体基板の加工方法
CN109678106B (zh) * 2018-11-13 2020-10-30 中国科学院上海微系统与信息技术研究所 一种硅基异质集成4H-SiC外延薄膜结构的制备方法
FR3099637B1 (fr) * 2019-08-01 2021-07-09 Soitec Silicon On Insulator procédé de fabrication d’unE structure composite comprenant une couche mince en Sic monocristallin sur un substrat support en sic polycristallin
US11848197B2 (en) 2020-11-30 2023-12-19 Thinsic Inc. Integrated method for low-cost wide band gap semiconductor device manufacturing
WO2022158085A1 (ja) * 2021-01-25 2022-07-28 ローム株式会社 半導体基板及びその製造方法、及び半導体装置
TWI780901B (zh) * 2021-09-09 2022-10-11 合晶科技股份有限公司 複合基板及其製造方法
CN114075699B (zh) * 2021-11-21 2024-04-12 苏州晶瓴半导体有限公司 一种双层复合碳化硅衬底及其制备方法
FR3132381A1 (fr) * 2022-01-28 2023-08-04 Soitec Procédé de fabrication d’une plaquette de p-SiC non déformable
CN114864529A (zh) * 2022-05-18 2022-08-05 北京青禾晶元半导体科技有限责任公司 一种碳化硅复合基板及其制造方法与应用
CN115188695A (zh) * 2022-09-09 2022-10-14 苏州华太电子技术股份有限公司 半导体器件的制作方法以及半导体器件
CN117418309B (zh) * 2023-12-18 2024-03-08 北京青禾晶元半导体科技有限责任公司 一种3C-SiC单晶体的制备方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4028149A (en) * 1976-06-30 1977-06-07 Ibm Corporation Process for forming monocrystalline silicon carbide on silicon substrates
DE4234508C2 (de) * 1992-10-13 1994-12-22 Cs Halbleiter Solartech Verfahren zur Herstellung eines Wafers mit einer monokristallinen Siliciumcarbidschicht
JP3087070B1 (ja) * 1999-08-24 2000-09-11 日本ピラー工業株式会社 半導体デバイス製作用単結晶SiC複合素材及びその製造方法
FR2817395B1 (fr) 2000-11-27 2003-10-31 Soitec Silicon On Insulator Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede
FR2835096B1 (fr) 2002-01-22 2005-02-18 Procede de fabrication d'un substrat auto-porte en materiau semi-conducteur monocristallin
JP4802380B2 (ja) * 2001-03-19 2011-10-26 株式会社デンソー 半導体基板の製造方法
US6562127B1 (en) * 2002-01-16 2003-05-13 The United States Of America As Represented By The Secretary Of The Navy Method of making mosaic array of thin semiconductor material of large substrates
TWI229897B (en) * 2002-07-11 2005-03-21 Mitsui Shipbuilding Eng Large-diameter sic wafer and manufacturing method thereof
JP2007273524A (ja) * 2006-03-30 2007-10-18 Mitsui Eng & Shipbuild Co Ltd 複層構造炭化シリコン基板の製造方法
JP2010251724A (ja) * 2009-03-26 2010-11-04 Semiconductor Energy Lab Co Ltd 半導体基板の作製方法
JP5554126B2 (ja) * 2010-04-06 2014-07-23 三菱電機株式会社 SiC半導体素子の製造方法
RU2521142C2 (ru) * 2012-09-21 2014-06-27 Общество с ограниченной ответственностью "СИКЛАБ" Способ получения гетероэпитаксиальных пленок карбида кремния на кремниевой подложке
EP2924715A4 (en) * 2012-11-22 2016-07-27 Shinetsu Chemical Co METHOD FOR MANUFACTURING COMPOSITE SUBSTRATE AND COMPOSITE SUBSTRATE
JP6061251B2 (ja) 2013-07-05 2017-01-18 株式会社豊田自動織機 半導体基板の製造方法
US9761493B2 (en) * 2014-01-24 2017-09-12 Rutgers, The State University Of New Jersey Thin epitaxial silicon carbide wafer fabrication
JP6572694B2 (ja) * 2015-09-11 2019-09-11 信越化学工業株式会社 SiC複合基板の製造方法及び半導体基板の製造方法

Also Published As

Publication number Publication date
CN108140540A (zh) 2018-06-08
US20180334757A1 (en) 2018-11-22
US10612157B2 (en) 2020-04-07
JP2017055022A (ja) 2017-03-16
RU2018112510A3 (ru) 2019-12-04
TW201724177A (zh) 2017-07-01
WO2017043528A1 (ja) 2017-03-16
EP3349237B1 (en) 2021-10-27
CN108140540B (zh) 2022-09-06
TWI698908B (zh) 2020-07-11
EP3349237A4 (en) 2019-04-10
RU2720397C2 (ru) 2020-04-29
EP3349237A1 (en) 2018-07-18
JP6572694B2 (ja) 2019-09-11

Similar Documents

Publication Publication Date Title
RU2018112510A (ru) СПОСОБ ИЗГОТОВЛЕНИЯ КОМПОЗИТНОЙ ПОДЛОЖКИ SiC И СПОСОБ ИЗГОТОВЛЕНИЯ ПОЛУПРОВОДНИКОВОЙ ПОДЛОЖКИ
RU2018113434A (ru) Способ изготовления составной подложки из sic
RU2018113268A (ru) КОМПОЗИТНАЯ SiC-ПОДЛОЖКА И СПОСОБ ЕЕ ИЗГОТОВЛЕНИЯ
RU2018113432A (ru) Способ изготовления составной подложки из sic
JP2018535536A5 (ru)
JP2016100593A5 (ru)
JP2016098166A5 (ru)
SG10201804904YA (en) Wafer producing apparatus
MY185237A (en) Semiconductor wafer with a layer of al:ga1-zn and process for producing it
CN106068546B (zh) 半导体外延晶圆的制造方法及半导体外延晶圆
EP3666937C0 (en) VERY FLAT LOW DAMAGE AND LARGE DIAMETER MONOCRYSTALLINE SILICON CARBIDE SUBSTRATE AND METHOD OF PRODUCTION THEREOF
JP6121225B2 (ja) ウエーハの加工方法
JP2018052749A5 (ru)
JP6219238B2 (ja) サセプタ及びその製造方法
SG11202009528QA (en) Method for manufacturing a monocrystalline layer of diamond or iridium material, and substrate for epitaxically growing a monocrystalline layer of diamond or iridium material
SG11201810554QA (en) Susceptor for holding a semiconductor wafer, method for depositing an epitaxial layer on a front side of a semiconductor wafer, and semiconductor wafer with epitaxial layer
WO2012123741A3 (en) Oxide removal from semiconductor surfaces
JP2013222893A5 (ru)
EP4008020C0 (fr) Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic polycristallin
EP3835466A4 (en) CRYSTALLINE SILICON CARBIDE FIBER AND METHOD FOR MAKING IT, AND CERAMIC COMPOSITE SUBSTRATE
JP2014181178A5 (ru)
TW201612947A (en) Manufacturing method of semiconductor device
TW201530757A (zh) 用於以結晶氮化物為主之裝置中的工程基板
JP2016508291A5 (ru)
WO2016196216A8 (en) Methods for processing semiconductor wafers having a polycrystalline finish