NO322202B1 - Fremgangsmate i fremstillingen av en elektronisk innretning - Google Patents

Fremgangsmate i fremstillingen av en elektronisk innretning Download PDF

Info

Publication number
NO322202B1
NO322202B1 NO20045727A NO20045727A NO322202B1 NO 322202 B1 NO322202 B1 NO 322202B1 NO 20045727 A NO20045727 A NO 20045727A NO 20045727 A NO20045727 A NO 20045727A NO 322202 B1 NO322202 B1 NO 322202B1
Authority
NO
Norway
Prior art keywords
procedure according
layer
printing
protective layer
layers
Prior art date
Application number
NO20045727A
Other languages
English (en)
Norwegian (no)
Other versions
NO20045727D0 (no
Inventor
Hans Gude Gudesen
Olle Hagel
Peter Dyreklev
Per-Erik Nordal
Anders Hagerstrom
Original Assignee
Thin Film Electronics Asa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thin Film Electronics Asa filed Critical Thin Film Electronics Asa
Priority to NO20045727A priority Critical patent/NO322202B1/no
Publication of NO20045727D0 publication Critical patent/NO20045727D0/no
Priority to JP2007549297A priority patent/JP2008527690A/ja
Priority to KR1020077015819A priority patent/KR100891391B1/ko
Priority to PCT/NO2005/000481 priority patent/WO2006071122A1/en
Priority to CN200580048829A priority patent/CN100585731C/zh
Priority to EP05821538A priority patent/EP1831893A1/en
Priority to US11/319,383 priority patent/US20060160251A1/en
Publication of NO322202B1 publication Critical patent/NO322202B1/no

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/22Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B53/00Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)
NO20045727A 2004-12-30 2004-12-30 Fremgangsmate i fremstillingen av en elektronisk innretning NO322202B1 (no)

Priority Applications (7)

Application Number Priority Date Filing Date Title
NO20045727A NO322202B1 (no) 2004-12-30 2004-12-30 Fremgangsmate i fremstillingen av en elektronisk innretning
JP2007549297A JP2008527690A (ja) 2004-12-30 2005-12-23 メモリ・デバイス製造方法
KR1020077015819A KR100891391B1 (ko) 2004-12-30 2005-12-23 메모리 장치의 제조 방법
PCT/NO2005/000481 WO2006071122A1 (en) 2004-12-30 2005-12-23 A method in the fabrication of a memory device
CN200580048829A CN100585731C (zh) 2004-12-30 2005-12-23 存储器件制造中的方法
EP05821538A EP1831893A1 (en) 2004-12-30 2005-12-23 A method in the fabrication of a memory device
US11/319,383 US20060160251A1 (en) 2004-12-30 2005-12-29 Method in the fabrication of a memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NO20045727A NO322202B1 (no) 2004-12-30 2004-12-30 Fremgangsmate i fremstillingen av en elektronisk innretning

Publications (2)

Publication Number Publication Date
NO20045727D0 NO20045727D0 (no) 2004-12-30
NO322202B1 true NO322202B1 (no) 2006-08-28

Family

ID=35209732

Family Applications (1)

Application Number Title Priority Date Filing Date
NO20045727A NO322202B1 (no) 2004-12-30 2004-12-30 Fremgangsmate i fremstillingen av en elektronisk innretning

Country Status (7)

Country Link
US (1) US20060160251A1 (zh)
EP (1) EP1831893A1 (zh)
JP (1) JP2008527690A (zh)
KR (1) KR100891391B1 (zh)
CN (1) CN100585731C (zh)
NO (1) NO322202B1 (zh)
WO (1) WO2006071122A1 (zh)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG135079A1 (en) * 2006-03-02 2007-09-28 Sony Corp Memory device which comprises a multi-layer capacitor
EP2016591A1 (en) * 2006-04-28 2009-01-21 Agfa-Gevaert Conventionally printable non-volatile passive memory element and method of making thereof.
US8137767B2 (en) 2006-11-22 2012-03-20 Fujifilm Corporation Antireflective film, polarizing plate and image display device
US8110450B2 (en) * 2007-12-19 2012-02-07 Palo Alto Research Center Incorporated Printed TFT and TFT array with self-aligned gate
US20090167496A1 (en) * 2007-12-31 2009-07-02 Unity Semiconductor Corporation Radio frequency identification transponder memory
US7573063B1 (en) * 2008-05-15 2009-08-11 Xerox Corporation Organic thin film transistors
WO2013000825A1 (en) 2011-06-27 2013-01-03 Thin Film Electronics Asa Short circuit reduction in an electronic component comprising a stack of layers arranged on a flexible substrate
EP2724342B1 (en) 2011-06-27 2018-10-17 Xerox Corporation Short circuit reduction in a ferroelectric memory cell comprising a stack of layers arranged on a flexible substrate
CN104205250A (zh) * 2012-03-30 2014-12-10 阿尔卑斯电气株式会社 导电图案形成基板的制造方法
KR101382890B1 (ko) * 2012-06-21 2014-04-08 청주대학교 산학협력단 나노 박막을 이용한 전기 광학 변조기 및 그 제조방법
CN104409632B (zh) * 2014-05-31 2017-05-10 福州大学 一种多层结构有机阻变存储器的3d打印制备方法
CN106575575B (zh) * 2014-06-09 2018-12-28 沙特基础全球技术有限公司 使用脉冲电磁辐射来处理薄膜有机铁电材料
CN104810361B (zh) * 2015-04-30 2019-01-29 于翔 一种存储器
EP3226271B1 (en) * 2016-04-01 2021-03-17 RISE Research Institutes of Sweden AB Electrochemical device
US10636471B2 (en) 2016-04-20 2020-04-28 Micron Technology, Inc. Memory arrays, ferroelectric transistors, and methods of reading and writing relative to memory cells of memory arrays
CN105742501B (zh) * 2016-05-03 2018-07-06 苏州大学 基于经膦酸或三氯硅烷修饰的ito玻璃基底的有机电存储器件及其制备方法
US10832775B1 (en) 2019-07-18 2020-11-10 International Business Machines Corporation Cross-point array of polymer junctions with individually-programmed conductances that can be reset
CN111180582B (zh) * 2020-02-12 2021-12-21 福州大学 一种基于驻极体的突触晶体管及其制备方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1022470A (ja) * 1996-07-02 1998-01-23 Hitachi Ltd 半導体記憶装置及びその製造方法
JP2002026282A (ja) * 2000-06-30 2002-01-25 Seiko Epson Corp 単純マトリクス型メモリ素子の製造方法
JP3901432B2 (ja) * 2000-08-22 2007-04-04 セイコーエプソン株式会社 強誘電体キャパシタを有するメモリセルアレイおよびその製造方法
NO20005980L (no) * 2000-11-27 2002-05-28 Thin Film Electronics Ab Ferroelektrisk minnekrets og fremgangsmåte ved dens fremstilling
US6541309B2 (en) * 2001-03-21 2003-04-01 Hewlett-Packard Development Company Lp Fabricating a molecular electronic device having a protective barrier layer
KR100424090B1 (ko) * 2001-06-25 2004-03-22 삼성에스디아이 주식회사 유기 전계 발광 소자용 정공 수송층, 그 정공 수송층을사용한유기 전계 발광 소자 및 그 소자의 제조 방법
US6756620B2 (en) * 2001-06-29 2004-06-29 Intel Corporation Low-voltage and interface damage-free polymer memory device
NO20015735D0 (no) * 2001-11-23 2001-11-23 Thin Film Electronics Asa Barrierelag
US6828685B2 (en) * 2002-06-14 2004-12-07 Hewlett-Packard Development Company, L.P. Memory device having a semiconducting polymer film
US7026079B2 (en) * 2002-08-22 2006-04-11 Agfa Gevaert Process for preparing a substantially transparent conductive layer configuration
US7179534B2 (en) * 2003-01-31 2007-02-20 Princeton University Conductive-polymer electronic switch
US6656763B1 (en) * 2003-03-10 2003-12-02 Advanced Micro Devices, Inc. Spin on polymers for organic memory devices
US20050006640A1 (en) * 2003-06-26 2005-01-13 Jackson Warren B. Polymer-based memory element
NO20041733L (no) * 2004-04-28 2005-10-31 Thin Film Electronics Asa Organisk elektronisk krets med funksjonelt mellomsjikt og fremgangsmate til dens fremstilling.

Also Published As

Publication number Publication date
EP1831893A1 (en) 2007-09-12
KR100891391B1 (ko) 2009-04-02
CN101133460A (zh) 2008-02-27
WO2006071122A1 (en) 2006-07-06
US20060160251A1 (en) 2006-07-20
JP2008527690A (ja) 2008-07-24
KR20070087022A (ko) 2007-08-27
CN100585731C (zh) 2010-01-27
NO20045727D0 (no) 2004-12-30

Similar Documents

Publication Publication Date Title
EP1894203B1 (en) A method in the fabrication of a ferroelectric memory device
KR100891391B1 (ko) 메모리 장치의 제조 방법
US7923264B2 (en) Ferroelectric passive memory cell, device and method of manufacture thereof
CN100483774C (zh) 半导体器件及其形成方法
US6734478B2 (en) Ferroelectric memory circuit and method for its fabrication
EP2859600B1 (en) Ferroelectric memory devices and methods of manufacture thereof
US7414313B2 (en) Polymeric conductor donor and transfer method
US20100118243A1 (en) Polymeric conductive donor and transfer method
US20060088698A1 (en) Polymeric conductor donor and transfer method
JP5478608B2 (ja) オフセット上部画素電極構成
JP2017527979A (ja) マルチレベル動作を有する不揮発性強誘電体メモリセル
EP1798732A1 (en) Ferroelectric passive memory cell, device and method of manufacture thereof.
US20070243678A1 (en) Inkjet printing of cross point passive matrix devices
KR20070083852A (ko) 인쇄가능한 유기 비-휘발성 패시브 메모리 소자 및 그 제조방법
Voit et al. Inkjet printing of non-volatile rewritable memory arrays
JP2006253475A (ja) 有機強誘電体メモリおよびその製造方法
JP2007184462A (ja) 強誘電性記憶素子、その素子を含むデバイス及びその製法
TW552668B (en) Methods for forming an integrated circuit and an electronic device and methods for defining an electronic circuit from an electronic device array and defining an electronic device from a substrate or an electronic device array
TWI229884B (en) Solution processed devices
Lian et al. Printed Organic Memory Devices
JP2008306174A (ja) マルチスタック強誘電性ポリマーメモリ素子及びその製造方法
Cho et al. Organic memory device using tailored nanostructure of conducting polymer
JP2006253474A (ja) 有機強誘電体メモリおよびその製造方法