MX2020006929A - Dispositivo de sincronizacion de tiempo, aparato electronico, sistema de sincronizacion de tiempo y metodo de sincronizacion de tiempo. - Google Patents
Dispositivo de sincronizacion de tiempo, aparato electronico, sistema de sincronizacion de tiempo y metodo de sincronizacion de tiempo.Info
- Publication number
- MX2020006929A MX2020006929A MX2020006929A MX2020006929A MX2020006929A MX 2020006929 A MX2020006929 A MX 2020006929A MX 2020006929 A MX2020006929 A MX 2020006929A MX 2020006929 A MX2020006929 A MX 2020006929A MX 2020006929 A MX2020006929 A MX 2020006929A
- Authority
- MX
- Mexico
- Prior art keywords
- time synchronization
- electronic device
- frequency
- signal
- circuit
- Prior art date
Links
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 abstract 3
- 230000003750 conditioning effect Effects 0.000 abstract 1
- 230000001360 synchronised effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/14—Time supervision arrangements, e.g. real time clock
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
- H03L1/02—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only
- H03L1/022—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of the temperature
- H03L1/027—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only by indirect stabilisation, i.e. by generating an electrical correction signal which is a function of the temperature by using frequency conversion means which is variable with temperature, e.g. mixer, frequency divider, pulse add/substract logic circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0667—Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Electric Clocks (AREA)
Abstract
Un dispositivo de sincronización de tiempo (1000) adaptado para un aparato electrónico, un aparato electrónico (50), un sistema de sincronización de tiempo (60) y un método de sincronización de tiempo. El dispositivo de sincronización de tiempo (1000) incluye: un circuito generador de señal (100) y un circuito de ajuste de tiempo (150). El circuito generador de señal (100) incluye: un circuito de control (11), configurado para generar una palabra de control de frecuencia (F); y un circuito de ajuste de señal (12), configurado para recibir la palabra de control de frecuencia (F) y una señal de entrada que tiene una frecuencia inicial, y para generar y proporcionar una señal de salida que tiene una frecuencia objetivo con base en la palabra de control de frecuencia (F) y la señal de entrada. El circuito de ajuste de tiempo (150) está configurado para realizar una operación de ajuste de sincronización en una señal de reloj del aparato electrónico con base en la señal de salida que tiene la frecuencia objetivo. El dispositivo de sincronización de tiempo (1000) puede sintetizar una señal de salida con una frecuencia lo suficientemente alta a través del circuito generador de señal (100), y la granularidad de frecuencia de la señal de salida es alta, de modo que el aparato electrónico puede obtener un reloj sincrónico más preciso y la consistencia y coordinación de operación del aparato electrónico en el sistema de red son mejores.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810596413.9A CN110581743B (zh) | 2018-06-11 | 2018-06-11 | 电子设备、时间同步系统及时间同步方法 |
PCT/CN2019/082926 WO2019237825A1 (zh) | 2018-06-11 | 2019-04-16 | 时间同步装置、电子设备、时间同步系统及时间同步方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2020006929A true MX2020006929A (es) | 2020-09-09 |
Family
ID=68809547
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2020006929A MX2020006929A (es) | 2018-06-11 | 2019-04-16 | Dispositivo de sincronizacion de tiempo, aparato electronico, sistema de sincronizacion de tiempo y metodo de sincronizacion de tiempo. |
Country Status (10)
Country | Link |
---|---|
US (1) | US11429137B2 (es) |
EP (1) | EP3806355A4 (es) |
JP (1) | JP7389037B2 (es) |
KR (1) | KR102391323B1 (es) |
CN (1) | CN110581743B (es) |
AU (1) | AU2019285968B2 (es) |
BR (1) | BR112020013384A2 (es) |
MX (1) | MX2020006929A (es) |
RU (1) | RU2758838C1 (es) |
WO (1) | WO2019237825A1 (es) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7154395B2 (ja) * | 2019-04-19 | 2022-10-17 | 三菱電機株式会社 | 通信システム、マスタ装置、スレーブ装置、およびサブマスタ装置 |
US11799578B2 (en) | 2020-01-19 | 2023-10-24 | Beijing Boe Technology Development Co., Ltd. | Time synchronization method and device, network node device |
CN111446962B (zh) * | 2020-04-03 | 2023-12-12 | 京东方科技集团股份有限公司 | 时钟信号产生电路、时钟信号产生方法及电子设备 |
KR102400761B1 (ko) | 2020-11-10 | 2022-05-23 | 주식회사 스카이칩스 | 저전력 주파수 합성 장치 |
CN113391333B (zh) * | 2021-06-15 | 2023-10-03 | 郑州轻大产业技术研究院有限公司 | 一种基于异频群量子化相位处理的北斗高精度时间同步芯片 |
CN113641213B (zh) * | 2021-07-29 | 2023-04-25 | 中国人民解放军战略支援部队信息工程大学 | 一种基于els帧的时间同步装置与方法 |
US11764834B2 (en) | 2022-02-15 | 2023-09-19 | Raytheon Company | Device for and method of synchronizing multiple beamforming devices |
CN117221175A (zh) * | 2022-06-02 | 2023-12-12 | 中兴通讯股份有限公司 | 时延测量方法及其装置、存储介质、程序产品 |
US11990982B2 (en) * | 2022-06-02 | 2024-05-21 | Qualcomm Incorporated | Signaling model parameters that indicate a time correction and/or a frequency correction for an uplink transmission |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4339464C2 (de) | 1993-11-19 | 1995-11-16 | Litef Gmbh | Verfahren zur Sprachverschleierung und -entschleierung bei der Sprachübertragung und Einrichtung zur Durchführung des Verfahrens |
JPH098551A (ja) * | 1995-06-20 | 1997-01-10 | Fujitsu Ltd | 高安定発振回路 |
JP3328218B2 (ja) * | 1999-05-12 | 2002-09-24 | 日本電気株式会社 | Pll回路 |
US6751743B1 (en) | 2000-12-22 | 2004-06-15 | Cisco Technology, Inc. | Method and apparatus for selecting a first clock and second clock for first and second devices respectively from an up-converted clock and an aligned clock for synchronization |
JP4520061B2 (ja) * | 2001-03-08 | 2010-08-04 | 富士通オプティカルコンポーネンツ株式会社 | ルビジウム原子発振器 |
US6691071B2 (en) * | 2002-05-13 | 2004-02-10 | Motorola, Inc. | Synchronizing clock enablement in an electronic device |
US7109766B2 (en) * | 2004-04-22 | 2006-09-19 | Motorola, Inc. | Adjustable frequency delay-locked loop |
WO2005109547A1 (en) | 2004-05-09 | 2005-11-17 | Yun Li | Battery watering device |
US7683834B2 (en) * | 2004-09-23 | 2010-03-23 | Interdigital Technology Corporation | Undulating transmit patterns for multiple simultaneous transmitters to support signal separation at a receiver |
EP1911167B1 (en) * | 2005-07-21 | 2011-09-14 | Telegent Systems, Inc. | Boosted-bias tunable filter with run-time calibration |
US7342460B2 (en) * | 2006-01-30 | 2008-03-11 | Silicon Laboratories Inc. | Expanded pull range for a voltage controlled clock synthesizer |
CN100588150C (zh) * | 2007-02-17 | 2010-02-03 | 北京航空航天大学 | 一种适用于分布式仿真的多路同步时钟分配器 |
CN101039145B (zh) * | 2007-03-30 | 2010-08-04 | 华为技术有限公司 | 时钟的实现方法、装置 |
CN101431795B (zh) * | 2008-11-29 | 2012-10-10 | 中兴通讯股份有限公司 | 时间同步方法和装置 |
US7915910B2 (en) * | 2009-01-28 | 2011-03-29 | Apple Inc. | Dynamic voltage and frequency management |
JP2010190585A (ja) * | 2009-02-16 | 2010-09-02 | Panasonic Electric Works Co Ltd | 電子時計装置、この電子時計装置を備えた電子機器、及び制御システム |
CN101931481B (zh) * | 2010-08-30 | 2013-11-06 | 新邮通信设备有限公司 | 一种ieee 1588时钟输出装置和方法 |
US9319054B2 (en) * | 2011-09-27 | 2016-04-19 | Anue Systems, Inc. | Systems and methods utilizing randomized clock rates to reduce systematic time-stamp granularity errors in network packet communications |
KR101942719B1 (ko) * | 2012-08-14 | 2019-04-17 | 삼성전기 주식회사 | 리얼 타임 클럭 장치 |
JP2015082815A (ja) * | 2013-10-24 | 2015-04-27 | 日本電波工業株式会社 | 発振器 |
US9582028B1 (en) * | 2015-03-26 | 2017-02-28 | Liming Xiu | Circuits and methods of TAF-DPS based chip level global clock signal distribution |
CN106936425B (zh) * | 2015-12-29 | 2020-10-02 | 普天信息技术有限公司 | 时钟频率保持方法及装置 |
JP2017153024A (ja) * | 2016-02-26 | 2017-08-31 | 古野電気株式会社 | 基準周波数発生装置 |
CN106027187A (zh) * | 2016-04-29 | 2016-10-12 | 国家电网公司 | 一种gps同步信号频率源电路 |
US10571953B2 (en) * | 2017-07-05 | 2020-02-25 | Intel Corporation | Method and apparatus to utilize a digital-time-conversion (DTC) based clocking in computing systems |
CN107425851B (zh) * | 2017-08-09 | 2021-08-06 | 京东方科技集团股份有限公司 | 频率补偿器、电子设备和频率补偿方法 |
-
2018
- 2018-06-11 CN CN201810596413.9A patent/CN110581743B/zh active Active
-
2019
- 2019-04-16 BR BR112020013384-1A patent/BR112020013384A2/pt unknown
- 2019-04-16 MX MX2020006929A patent/MX2020006929A/es unknown
- 2019-04-16 EP EP19819039.9A patent/EP3806355A4/en active Pending
- 2019-04-16 JP JP2020536774A patent/JP7389037B2/ja active Active
- 2019-04-16 US US16/620,547 patent/US11429137B2/en active Active
- 2019-04-16 WO PCT/CN2019/082926 patent/WO2019237825A1/zh unknown
- 2019-04-16 RU RU2020121188A patent/RU2758838C1/ru active
- 2019-04-16 KR KR1020207018704A patent/KR102391323B1/ko active IP Right Grant
- 2019-04-16 AU AU2019285968A patent/AU2019285968B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2021526320A (ja) | 2021-09-30 |
CN110581743B (zh) | 2021-01-22 |
AU2019285968A1 (en) | 2020-06-25 |
EP3806355A1 (en) | 2021-04-14 |
EP3806355A4 (en) | 2022-03-02 |
KR20200093012A (ko) | 2020-08-04 |
CN110581743A (zh) | 2019-12-17 |
BR112020013384A2 (pt) | 2020-12-01 |
RU2758838C1 (ru) | 2021-11-02 |
AU2019285968B2 (en) | 2021-06-10 |
WO2019237825A1 (zh) | 2019-12-19 |
KR102391323B1 (ko) | 2022-04-28 |
US11429137B2 (en) | 2022-08-30 |
JP7389037B2 (ja) | 2023-11-29 |
US20210356985A1 (en) | 2021-11-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2020006929A (es) | Dispositivo de sincronizacion de tiempo, aparato electronico, sistema de sincronizacion de tiempo y metodo de sincronizacion de tiempo. | |
US10019333B2 (en) | Methods, systems, and computer readable media for emulating network devices with different clocks | |
CN101820500B (zh) | 从装置、从装置的时刻同步化方法、主装置以及电子设备系统 | |
TW200720867A (en) | System and method for calibrating a tod clock | |
SG11201902651QA (en) | Substrate processing control system, substrate processing control method, and program | |
CN104184535B (zh) | 时钟同步方法和时钟同步装置 | |
Park et al. | Synchronization improvement of distributed clocks in EtherCAT networks | |
PH12020550002A1 (en) | Centralized 1588 implementation system and method | |
CN103812595A (zh) | 一种基于ieee1588同步机制的tps时间同步改进算法 | |
CN103995471A (zh) | 一种分布式控制系统的时钟同步方法 | |
GB2353156A (en) | Method and apparatus for varying a clock frequency on a phase by phase basis | |
EP4250604A3 (en) | Synchronization signal sending method, synchronization signal receiving method, and related devices | |
US8281177B2 (en) | Distributed control system | |
CN103199980A (zh) | 同步控制方法、装置及系统 | |
CN108206683B (zh) | 一种动态补偿脉冲电路 | |
KR20180084550A (ko) | 전자 장치 및 전자 장치의 제어 방법 | |
TW200718022A (en) | Offsetcontrollable spread spectrum clock generator apparatus | |
CN110928177B (zh) | 一种时钟同步系统及方法 | |
WO2015021911A1 (zh) | 一种时钟同步方法及装置、基站子系统 | |
CN105785085A (zh) | 基于同步时钟信号下的合并单元检测模拟源及输出方法 | |
JP2010175413A (ja) | 測定システム | |
EP3712800A3 (en) | Drawing creation support apparatus, drawing creation support program, and drawing creation support method | |
KR101223996B1 (ko) | 다중 채널 컴퓨터의 프레임 클럭 동기화 방법 | |
CN104460825A (zh) | 一种多核处理器时钟分布装置 | |
Quan et al. | Drifting clock model for network simulation in time synchronization |