MX172058B - Dispositivo semiconductor de memoria - Google Patents
Dispositivo semiconductor de memoriaInfo
- Publication number
- MX172058B MX172058B MX014112A MX1411288A MX172058B MX 172058 B MX172058 B MX 172058B MX 014112 A MX014112 A MX 014112A MX 1411288 A MX1411288 A MX 1411288A MX 172058 B MX172058 B MX 172058B
- Authority
- MX
- Mexico
- Prior art keywords
- line
- semiconductor device
- conductivity
- mos transistor
- bit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
- Read Only Memory (AREA)
Abstract
La presente invención se refiere a dispositivo semiconductor de memoria que incluye un par de líneas de bit conectadas a una línea de referencia, teniendo cada línea de bit una capacitancia, una línea de palabra, una celda de memoria conectada a las líneas de bit y a la línea de palabra, seleccionada, mediante una señal de dirección y un circuito de restauración, que comprende un circuito de acoplamiento/igualación controlado por un reloj de restauración de línea de bit y un generador de voltaje de referencia; caracterizado porque comprende en el generador, una fuente de corriente estática que incluye un primer trasistor MOS de un primer tipo de conductividad, que opera como una carga de resistencia conectada entre un primer suministro de energía y una línea de referencia; y, una corriente dinámica que incluye un segundo transistor MOS de un segundo tipo de conductividad conectado en paralelo con una señal derivada del reloj de restauración de línea, de modo que se enciende durante el tiempo de restauración.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP87480024A EP0320556B1 (en) | 1987-12-15 | 1987-12-15 | Improved reference voltage generator for cmos memories |
Publications (1)
Publication Number | Publication Date |
---|---|
MX172058B true MX172058B (es) | 1993-12-01 |
Family
ID=8198335
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX014112A MX172058B (es) | 1987-12-15 | 1988-12-09 | Dispositivo semiconductor de memoria |
Country Status (8)
Country | Link |
---|---|
US (1) | US4914634A (es) |
EP (1) | EP0320556B1 (es) |
JP (1) | JPH01173393A (es) |
AU (1) | AU607262B2 (es) |
BR (1) | BR8806583A (es) |
CA (1) | CA1309771C (es) |
DE (1) | DE3768277D1 (es) |
MX (1) | MX172058B (es) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1228166B (it) * | 1988-10-06 | 1991-05-31 | Sgs Thomson Microelectronics | Circuito programmabile di selezione statica per dispositivi programmabili |
JPH0814994B2 (ja) * | 1989-01-13 | 1996-02-14 | 株式会社東芝 | 半導体記憶装置 |
KR910007740B1 (ko) * | 1989-05-02 | 1991-09-30 | 삼성전자 주식회사 | 비트라인 안정화를 위한 전원전압 추적회로 |
US5043945A (en) * | 1989-09-05 | 1991-08-27 | Motorola, Inc. | Memory with improved bit line and write data line equalization |
US5222039A (en) * | 1990-11-28 | 1993-06-22 | Thunderbird Technologies, Inc. | Static random access memory (SRAM) including Fermi-threshold field effect transistors |
US5384730A (en) * | 1991-05-31 | 1995-01-24 | Thunderbird Technologies, Inc. | Coincident activation of pass transistors in a random access memory |
US5304874A (en) * | 1991-05-31 | 1994-04-19 | Thunderbird Technologies, Inc. | Differential latching inverter and random access memory using same |
KR0163728B1 (ko) * | 1995-11-29 | 1999-03-20 | 김광호 | 바이모오스로 이루어진 정전압 발생회로 |
US6292416B1 (en) | 1998-02-11 | 2001-09-18 | Alliance Semiconductor Corporation | Apparatus and method of reducing the pre-charge time of bit lines in a random access memory |
JP4162076B2 (ja) * | 2002-05-30 | 2008-10-08 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
CN106548758B (zh) * | 2017-01-10 | 2019-02-19 | 武汉华星光电技术有限公司 | Cmos goa电路 |
KR102389722B1 (ko) * | 2017-11-29 | 2022-04-25 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS592997B2 (ja) * | 1980-05-22 | 1984-01-21 | 富士通株式会社 | スタテイツクメモリ |
JPS57127989A (en) * | 1981-02-02 | 1982-08-09 | Hitachi Ltd | Mos static type ram |
JPH0770222B2 (ja) * | 1984-06-04 | 1995-07-31 | 株式会社日立製作所 | Mosスタテイツク型ram |
-
1987
- 1987-12-15 DE DE8787480024T patent/DE3768277D1/de not_active Expired - Fee Related
- 1987-12-15 EP EP87480024A patent/EP0320556B1/en not_active Expired
-
1988
- 1988-09-28 AU AU22927/88A patent/AU607262B2/en not_active Ceased
- 1988-10-20 JP JP63263013A patent/JPH01173393A/ja active Granted
- 1988-12-05 CA CA000585030A patent/CA1309771C/en not_active Expired - Fee Related
- 1988-12-09 MX MX014112A patent/MX172058B/es unknown
- 1988-12-14 US US07/284,038 patent/US4914634A/en not_active Expired - Fee Related
- 1988-12-14 BR BR888806583A patent/BR8806583A/pt not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
JPH0584596B2 (es) | 1993-12-02 |
JPH01173393A (ja) | 1989-07-10 |
EP0320556A1 (en) | 1989-06-21 |
AU2292788A (en) | 1989-06-15 |
US4914634A (en) | 1990-04-03 |
CA1309771C (en) | 1992-11-03 |
EP0320556B1 (en) | 1991-02-27 |
AU607262B2 (en) | 1991-02-28 |
BR8806583A (pt) | 1989-08-22 |
DE3768277D1 (de) | 1991-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX172058B (es) | Dispositivo semiconductor de memoria | |
KR970067772A (ko) | 반도체 기억장치 | |
IT1271540B (it) | Dispositivo a semiconduttore per permettere una semplice rivelazione esterna dell'utilizzo di un circuito ridondante e relativo dispositivo di memoria a semiconduttore | |
KR880009447A (ko) | 레치업 방지회로를 가진 c-mos 집적회로장치 | |
KR920018759A (ko) | 반도체 메모리장치에서의 워드라인 구동회로 | |
KR920006991A (ko) | 반도체메모리 장치의 고전압발생회로 | |
KR970017680A (ko) | 반도체 메모리 장치 | |
KR900001740B1 (ko) | 스위칭 제어신호 발생용 반도체 집적회로장치 | |
KR970003216A (ko) | 반도체 메모리 장치의 내부 전원전압 발생 회로 | |
KR850004855A (ko) | 반도체 메모리 장치 | |
TW200632910A (en) | Semiconductor integrated circuit device | |
KR920022293A (ko) | 비정기적인 리프레쉬 동작을 실행하는 반도체 메모리 장치 | |
KR880009376A (ko) | 반도체 기억장치 | |
KR870001505A (ko) | 점화 리세트회로 | |
KR910015048A (ko) | 집적 회로 | |
KR870001596A (ko) | 반도체 기억장치 | |
JPS5641584A (en) | Semiconductor memory unit | |
DE3582606D1 (de) | Halbleiterspeicheranordnung. | |
JPS5517869A (en) | Semiconductor memory device | |
KR870011617A (ko) | 반도체 집적회로 장치 | |
KR930003150A (ko) | 데이터 보유 모드에서의 리프레시 단축회로를 갖춘 반도체 메모리 장치 | |
KR970017589A (ko) | 반도체 메모리 장치의 내부전원전압 발생회로 | |
KR900003901A (ko) | 프로그램 가능한 반도체 메모리 회로 | |
JP2613579B2 (ja) | 集積半導体回路内の発生器回路 | |
KR850001611A (ko) | 반도체 메모리 |