KR960026701A - 멀티다이플라스틱 패키지 - Google Patents

멀티다이플라스틱 패키지 Download PDF

Info

Publication number
KR960026701A
KR960026701A KR1019940040415A KR19940040415A KR960026701A KR 960026701 A KR960026701 A KR 960026701A KR 1019940040415 A KR1019940040415 A KR 1019940040415A KR 19940040415 A KR19940040415 A KR 19940040415A KR 960026701 A KR960026701 A KR 960026701A
Authority
KR
South Korea
Prior art keywords
die
plastic package
package
cap
die plastic
Prior art date
Application number
KR1019940040415A
Other languages
English (en)
Other versions
KR0164130B1 (ko
Inventor
홍성학
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940040415A priority Critical patent/KR0164130B1/ko
Publication of KR960026701A publication Critical patent/KR960026701A/ko
Application granted granted Critical
Publication of KR0164130B1 publication Critical patent/KR0164130B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Moulds For Moulding Plastics Or The Like (AREA)

Abstract

본 발명은 반도체 패키지에서, 플라스틱 베이스와 캡에 각각 하부 및 상부 다이가 실장되고, 각 다이는 캡(TAB) 필름으로 리드와 연결된 것을 특징으로 하는 멀티다이 플라스틱 패키지이며, 본 발명은 몰드 공정이 필요 없으므로 패키지 크랙 발생 염려가 없고, 여러다이를 복합적으로 실장할 수 있어 성능이 향상되며, 몰드수지가 다이표면에 직접 닿지 않으므로 신호처리가 빠르게 되며, 플라스틱 베이스와 캡으로 패키지를 구현하므로 금속 패키지에 비해 원가절감을 이룬다.

Description

멀티다이플라스틱 패키지
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도 (A)는 본 발명의 베이스 부분을 나타낸 단면도, (B)는 본 발명의 캡 부분을 나타낸 단면도, 제2도는 본 발명의 패키지 단면도이다.

Claims (4)

  1. 반도체 패키지에서, 플라스틱 베이스와 캡에 각각 하부 및 상부 다이가 실장되고, 각 다이는 탭(TAB)필름으로 리드와 연결된 것을 특징으로 하는 멀티다이 플라스틱 패키지.
  2. 제1항에 있어서, 하부 또는 상부 다이는 다수로 실장된 것을 특징으로 하는 멀티다이 플라스틱 패키지.
  3. 제1항에 있어서, 하부 및 상부 다이는 각 다수로 실장된 것을 특징으로 하는 멀티다이 플라스틱 패키지.
  4. 제2항 또는 제3항에 있어서, 복수로 실장되는 다이는 각 다이끼리 보조탭필름으로 연결되는 것을 특징으로 하는 멀티다이플라스틱 패키지.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940040415A 1994-12-31 1994-12-31 멀티다이 플라스틱 패키지 KR0164130B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940040415A KR0164130B1 (ko) 1994-12-31 1994-12-31 멀티다이 플라스틱 패키지

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940040415A KR0164130B1 (ko) 1994-12-31 1994-12-31 멀티다이 플라스틱 패키지

Publications (2)

Publication Number Publication Date
KR960026701A true KR960026701A (ko) 1996-07-22
KR0164130B1 KR0164130B1 (ko) 1998-12-01

Family

ID=19406156

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940040415A KR0164130B1 (ko) 1994-12-31 1994-12-31 멀티다이 플라스틱 패키지

Country Status (1)

Country Link
KR (1) KR0164130B1 (ko)

Also Published As

Publication number Publication date
KR0164130B1 (ko) 1998-12-01

Similar Documents

Publication Publication Date Title
KR950009988A (ko) 수지봉지형 반도체장치
KR880011939A (ko) 반도체 레이저의 조립방법
KR950015679A (ko) 반도체 장치
KR960026701A (ko) 멀티다이플라스틱 패키지
KR870009453A (ko) 수지봉합형 반도체장치
KR910007117A (ko) 수지밀봉형 반도체장치
KR910001949A (ko) 무플래그 리드프레임, 피키지 및 방법
KR870009468A (ko) 반도체 장치
KR970024094A (ko) 다이 패드에 슬릿(slit)이 형성된 리드 프레임
KR890001185A (ko) 반도체 장치용 리드프레임
KR970024106A (ko) 업셋 조정된 리드 프레임 및 그를 이용한 반도체 칩 패키지
KR930001398A (ko) 반도체 패키지
KR930011198A (ko) 반도체 패키지
KR950015670A (ko) 반도체 패키지의 몰드장치
KR920008881A (ko) 패키지 제조공정 및 그에 사용되는 패키지
KR970018464A (ko) 단차 가공된 다이 패드 부분을 갖는 리드 프레임
KR890016660A (ko) 리드프레임
KR960026679A (ko) 멀티다이 패키지
KR970030707A (ko) 외부리드가 표면에 부착 노출된 반도체 패키지
KR930001388A (ko) 반도체 패키지
KR970053736A (ko) 반도체 패키지용 리드프레임
KR970024098A (ko) 유선형 구조를 갖는 리드프레임 및 그를 이용한 반도체 패키지
KR940020534A (ko) 반도체 패키지
KR960043133A (ko) 패드-업 다이 패키지
KR920020652A (ko) 반도체 패키지

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100825

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee