KR950012058B1 - 레지스터 제어 회로 - Google Patents

레지스터 제어 회로 Download PDF

Info

Publication number
KR950012058B1
KR950012058B1 KR1019920012931A KR920012931A KR950012058B1 KR 950012058 B1 KR950012058 B1 KR 950012058B1 KR 1019920012931 A KR1019920012931 A KR 1019920012931A KR 920012931 A KR920012931 A KR 920012931A KR 950012058 B1 KR950012058 B1 KR 950012058B1
Authority
KR
South Korea
Prior art keywords
reset signal
input terminal
output
register
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019920012931A
Other languages
English (en)
Korean (ko)
Inventor
고이찌로 아오야마
Original Assignee
니뽄 덴끼 가부시끼가이샤
세끼모또 다다히로
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 니뽄 덴끼 가부시끼가이샤, 세끼모또 다다히로 filed Critical 니뽄 덴끼 가부시끼가이샤
Application granted granted Critical
Publication of KR950012058B1 publication Critical patent/KR950012058B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers

Landscapes

  • Shift Register Type Memory (AREA)
  • Microcomputers (AREA)
KR1019920012931A 1991-07-24 1992-07-21 레지스터 제어 회로 Expired - Fee Related KR950012058B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3184248A JPH0528289A (ja) 1991-07-24 1991-07-24 レジスタ制御回路
JP91-184248 1991-07-24

Publications (1)

Publication Number Publication Date
KR950012058B1 true KR950012058B1 (ko) 1995-10-13

Family

ID=16149985

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920012931A Expired - Fee Related KR950012058B1 (ko) 1991-07-24 1992-07-21 레지스터 제어 회로

Country Status (5)

Country Link
US (1) US5359636A (https=)
EP (1) EP0524642B1 (https=)
JP (1) JPH0528289A (https=)
KR (1) KR950012058B1 (https=)
DE (1) DE69225276T2 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0887462A (ja) * 1994-09-20 1996-04-02 Fujitsu Ltd ステートマシン及び通信制御方式
JPH10134591A (ja) * 1996-10-28 1998-05-22 Toshiba Corp ダィナミックレジスタを含む半導体集積回路
US6901526B1 (en) * 2000-11-08 2005-05-31 Intel Corporation Digital bus synchronizer for generating read reset signal
US7379520B2 (en) * 2002-04-01 2008-05-27 Broadcom Corporation Low jitter phase rotator
JP4437541B2 (ja) * 2004-11-17 2010-03-24 富士通マイクロエレクトロニクス株式会社 リセット制御回路及びリセット制御方法
TWI272567B (en) * 2005-04-07 2007-02-01 Himax Tech Ltd Shift register circuit
TWI311409B (en) * 2006-06-16 2009-06-21 Realtek Semiconductor Corp Reset method of digital circuit and related signal generating apparatus
JP5019427B2 (ja) * 2006-12-07 2012-09-05 ルネサスエレクトロニクス株式会社 駆動ドライバ、シフトレジスタ及び表示装置
JP5528084B2 (ja) * 2009-12-11 2014-06-25 三菱電機株式会社 シフトレジスタ回路
CN104658508B (zh) * 2015-03-24 2017-06-09 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示装置
US10024909B2 (en) 2016-04-11 2018-07-17 Nxp Usa, Inc. Multi-bit data flip-flop with scan initialization

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3582686A (en) * 1969-12-16 1971-06-01 Hughes Aircraft Co Reset circuit for a multistage counter
US3812384A (en) * 1973-05-17 1974-05-21 Rca Corp Set-reset flip-flop
US4181862A (en) * 1976-09-27 1980-01-01 Rca Corporation High speed resettable dynamic counter
JPS5981923A (ja) * 1982-11-01 1984-05-11 Pioneer Electronic Corp カウンタ回路
JPS6035400A (ja) * 1983-08-05 1985-02-23 Sharp Corp 相補形金属酸化膜半導体を用いた送信装置
US4882505A (en) * 1986-03-24 1989-11-21 International Business Machines Corporation Fully synchronous half-frequency clock generator
DE3886529T2 (de) * 1988-08-27 1994-06-30 Ibm Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung.
DE4004397C1 (en) * 1990-02-13 1991-04-18 Siemens Ag, 1000 Berlin Und 8000 Muenchen, De Self-adjusting counter having stages as shift register with feedback - returning signals to input counting stage only upon appearance of count demand

Also Published As

Publication number Publication date
DE69225276T2 (de) 1999-01-21
US5359636A (en) 1994-10-25
EP0524642A2 (en) 1993-01-27
EP0524642A3 (https=) 1994-02-09
JPH0528289A (ja) 1993-02-05
DE69225276D1 (de) 1998-06-04
EP0524642B1 (en) 1998-04-29

Similar Documents

Publication Publication Date Title
US4970405A (en) Clock selection circuit for selecting one of a plurality of clock pulse signals
US4710927A (en) Diagnostic circuit
US5406216A (en) Technique and method for asynchronous scan design
KR950012058B1 (ko) 레지스터 제어 회로
JPH05223899A (ja) フォーマッタ回路
US5045801A (en) Metastable tolerant asynchronous interface
JPH04232699A (ja) 遅延試験能力を有する走査可能なレジスタ
US4387294A (en) Shift register-latch circuit driven by clocks with half cycle phase deviation and usable with a serial alu
US6690221B1 (en) Method and apparatus to delay signal latching
US5793672A (en) Low power register memory element circuits
US5778037A (en) Method for the resetting of a shift register and associated register
US4244028A (en) Digital microprocessor having a time-shared adder
US5561674A (en) Synchronous counter and method for propagation carry of the same
JPH0721103A (ja) データ転送装置
US5598552A (en) Error free data transfers
JPS61258525A (ja) 集積電子マルチプレクサ回路
JP2923175B2 (ja) クロック発生回路
KR20010006850A (ko) 스큐 포인터 발생 회로 및 방법
JP2000353939A (ja) クロック信号同期式フリップフロップ回路
SU1624532A1 (ru) Д-триггер
JPS6256598B2 (https=)
JP3236235B2 (ja) トグルフリップフロップ
KR100199190B1 (ko) 데이타 포착회로
KR19990005459A (ko) 플립 플롭 회로
JPH11150458A (ja) 半導体装置

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20011004

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20021014

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20021014

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000