DE3886529T2 - Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung. - Google Patents

Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung.

Info

Publication number
DE3886529T2
DE3886529T2 DE3886529T DE3886529T DE3886529T2 DE 3886529 T2 DE3886529 T2 DE 3886529T2 DE 3886529 T DE3886529 T DE 3886529T DE 3886529 T DE3886529 T DE 3886529T DE 3886529 T2 DE3886529 T2 DE 3886529T2
Authority
DE
Germany
Prior art keywords
reset
latches
initialized
area
establishment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3886529T
Other languages
English (en)
Other versions
DE3886529D1 (de
Inventor
Peter Rudolph
Dietrich W Dipl Ing Bock
Hermann Ing Schulze-Schoelling
Peter Dipl Ing Mannherz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE3886529D1 publication Critical patent/DE3886529D1/de
Application granted granted Critical
Publication of DE3886529T2 publication Critical patent/DE3886529T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318558—Addressing or selecting of subparts of the device under test
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1415—Saving, restoring, recovering or retrying at system level
DE3886529T 1988-08-27 1988-08-27 Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung. Expired - Fee Related DE3886529T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP88114023A EP0356538B1 (de) 1988-08-27 1988-08-27 Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung

Publications (2)

Publication Number Publication Date
DE3886529D1 DE3886529D1 (de) 1994-02-03
DE3886529T2 true DE3886529T2 (de) 1994-06-30

Family

ID=8199235

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3886529T Expired - Fee Related DE3886529T2 (de) 1988-08-27 1988-08-27 Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung.

Country Status (6)

Country Link
US (1) US5155856A (de)
EP (1) EP0356538B1 (de)
JP (1) JPH0642186B2 (de)
KR (1) KR920004277B1 (de)
CN (1) CN1015134B (de)
DE (1) DE3886529T2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3372948B2 (ja) * 1990-01-05 2003-02-04 サン・マイクロシステムズ・インコーポレーテッド 高速アクティブ・バス
WO1991016678A1 (fr) * 1990-04-13 1991-10-31 Fujitsu Limited Procede de remise a zero d'un module adaptateur suite a une panne et syteme d'ordinateur executant ledit procede
US5271019A (en) * 1991-03-15 1993-12-14 Amdahl Corporation Scannable system with addressable scan reset groups
JPH0528289A (ja) * 1991-07-24 1993-02-05 Nec Corp レジスタ制御回路
US5390324A (en) * 1992-10-02 1995-02-14 Compaq Computer Corporation Computer failure recovery and alert system
US5568380A (en) * 1993-08-30 1996-10-22 International Business Machines Corporation Shadow register file for instruction rollback
GB2281986B (en) * 1993-09-15 1997-08-06 Advanced Risc Mach Ltd Data processing reset
WO1995012848A1 (en) * 1993-11-03 1995-05-11 Eo, Inc. Recovery boot process
US5652844A (en) * 1995-06-26 1997-07-29 Motorola, Inc. Flexible pin configuration for use in a data processing system during a reset operation and method therefor
US5860125A (en) * 1995-11-08 1999-01-12 Advanced Micro Devices, Inc. Integrated circuit including a real time clock, configuration RAM, and memory controller in a core section which receives an asynchronous partial reset and an asynchronous master reset
DE19541651C1 (de) 1995-11-08 1997-01-30 Siemens Nixdorf Inf Syst Schnelleinschaltungsverfahren
US5898232A (en) * 1995-11-08 1999-04-27 Advanced Micro Devices, Inc. Input/output section of an integrated circuit having separate power down capability
CN1077988C (zh) * 1995-12-15 2002-01-16 盛群半导体股份有限公司 系统重置状态的设定装置
DE19612440C1 (de) * 1996-03-28 1997-05-07 Siemens Ag Schaltungsanordnung mit einer Anzahl von elektronischen Schaltungskomponenten
KR100209762B1 (ko) * 1996-10-28 1999-07-15 구본준 리셋 장치 및 그를 이용한 동작 모드 설정 방법
EP0903587B1 (de) 1997-09-18 2005-11-02 Infineon Technologies AG Verfahren zum Testen einer elektronischen Schaltung
US6625727B1 (en) * 1999-11-23 2003-09-23 Motorola, Inc. Apparatus and method for configuring a data processing system by retrieving a configuration value from storage device using reset vector and configuring parameters after reset
US7043641B1 (en) 2000-03-08 2006-05-09 Igt Encryption in a secure computerized gaming system
CA2402389A1 (en) 2000-03-08 2002-09-19 Shuffle Master, Inc. Computerized gaming system, method and apparatus
US7988559B2 (en) 2001-03-08 2011-08-02 Igt Computerized gaming system, method and apparatus
US6792527B1 (en) * 2000-12-22 2004-09-14 Xilinx, Inc. Method to provide hierarchical reset capabilities for a configurable system on a chip
US7203841B2 (en) * 2001-03-08 2007-04-10 Igt Encryption in a secure computerized gaming system
JP4443067B2 (ja) * 2001-04-26 2010-03-31 富士通マイクロエレクトロニクス株式会社 プロセッサおよびそのリセット制御方法
US7618317B2 (en) 2001-09-10 2009-11-17 Jackson Mark D Method for developing gaming programs compatible with a computerized gaming operating system and apparatus
US8708828B2 (en) 2001-09-28 2014-04-29 Igt Pluggable modular gaming modifiers and configuration templates for gaming environments
US6902481B2 (en) 2001-09-28 2005-06-07 Igt Decoupling of the graphical presentation of a game from the presentation logic
US7931533B2 (en) 2001-09-28 2011-04-26 Igt Game development architecture that decouples the game logic from the graphics logics
US7179170B2 (en) 2001-11-26 2007-02-20 Igt Pass-through live validation device and method
US7194671B2 (en) * 2001-12-31 2007-03-20 Intel Corporation Mechanism handling race conditions in FRC-enabled processors
US6954886B2 (en) * 2001-12-31 2005-10-11 Intel Corporation Deterministic hardware reset for FRC machine
US7055060B2 (en) * 2002-12-19 2006-05-30 Intel Corporation On-die mechanism for high-reliability processor
JP4294503B2 (ja) * 2003-07-31 2009-07-15 富士通マイクロエレクトロニクス株式会社 動作モード制御回路、動作モード制御回路を含むマイクロコンピュータ及びそのマイクロコンピュータを利用した制御システム
CN101840259B (zh) * 2010-04-30 2013-03-13 北京星网锐捷网络技术有限公司 复位方法及复位控制装置
CN109361368A (zh) * 2018-12-14 2019-02-19 无锡思泰迪半导体有限公司 一种带复位功能的集成比较器的滤波器及其控制方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2432175A1 (fr) * 1978-07-27 1980-02-22 Cii Honeywell Bull Procede pour tester un systeme logique et systeme logique pour la mise en oeuvre de ce procede
JPS5935072B2 (ja) * 1978-09-22 1984-08-27 松下電器産業株式会社 バス運行デ−タ収集装置
DE2842750A1 (de) * 1978-09-30 1980-04-10 Ibm Deutschland Verfahren und anordnung zur pruefung von durch monolithisch integrierten halbleiterschaltungen dargestellten sequentiellen schaltungen
JPS5854418A (ja) * 1981-09-28 1983-03-31 Hitachi Ltd 割込み処理方式
US4503386A (en) * 1982-04-20 1985-03-05 International Business Machines Corporation Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks
JPS5920025A (ja) * 1982-07-27 1984-02-01 Toshiba Corp 半導体集積回路の初期化装置
US4752907A (en) * 1983-08-31 1988-06-21 Amdahl Corporation Integrated circuit scanning apparatus having scanning data lines for connecting selected data locations to an I/O terminal
US4625312A (en) * 1983-10-06 1986-11-25 Honeywell Information Systems Inc. Test and maintenance method and apparatus for investigation of intermittent faults in a data processing system
JPS61267110A (ja) * 1985-05-21 1986-11-26 Mitsubishi Electric Corp 情報処理装置のレジスタ初期化方式
DE3603751A1 (de) * 1986-02-06 1987-08-13 Siemens Ag Informationsuebergabesystem zur uebergabe von binaeren informationen
US4958274A (en) * 1988-06-01 1990-09-18 Digital Equipment Corporation System with a N stages timing silo and P stages information silo for soloing information

Also Published As

Publication number Publication date
CN1015134B (zh) 1991-12-18
US5155856A (en) 1992-10-13
CN1040691A (zh) 1990-03-21
JPH0281216A (ja) 1990-03-22
DE3886529D1 (de) 1994-02-03
JPH0642186B2 (ja) 1994-06-01
EP0356538B1 (de) 1993-12-22
KR900003740A (ko) 1990-03-27
KR920004277B1 (ko) 1992-06-01
EP0356538A1 (de) 1990-03-07

Similar Documents

Publication Publication Date Title
DE3886529D1 (de) Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung.
ATE501481T1 (de) Paralleles rechnersystem
DE3750625T2 (de) Datenverarbeitungssystem mit zwei Ausführungseinheiten.
DE3689696D1 (de) Datenverarbeitungssystem mit einem Hauptprozessor und einem Ko-Prozessor mit gemeinsamen Betriebsmitteln.
DK78083D0 (da) Udskifteligt interface-kredsloeb til et databehandlingsanlaeg
DE3784082D1 (de) Adaptive befehlsverarbeitung durch feldrechner mit prozessoridentifikation und datenabhaengigen statusregistern in jedem prozessorelement.
DE3750944T2 (de) Eingabesystem für eine tragbare Datenverarbeitungsanlage.
DE3750824D1 (de) Serialisierung von Unterbrechungsanforderungen in einer Datenverarbeitungsanlage mit virtuellem Speicher.
DE68919539T2 (de) Datenverarbeitungssystem mit Zugriffsquellen von verschiedenem Durchsatz.
DE68927869D1 (de) Rechnersystem mit Hochgeschwindigkeitsdatenübertragungsfähigkeiten
EP0335318A3 (de) Ein- und Ausgabesystem
DE68923829D1 (de) Startsteuerung von logischen Systemen in einem Datenverarbeitungssystem mit logischer Prozessormöglichkeit.
DE69022347D1 (de) Multiprozessorrechner mit optischer Datenschalter.
DE68922779T2 (de) Datenverarbeitungssystem mit gemeinsamen Bus.
DE3852975T2 (de) Datenverarbeitungsanlage mit Anpassung der Ein-/Ausgabe-Funktionen.
Uchida et al. English text generation from contextual representation structure based on real text data dependent knowledge.
Hille Binary trees and permutations.
PRONIN et al. Design of onboard data transfer systems((Russian book))(Proektirovanie bortovykh sistem obmena informatsii)
Hara et al. Decentralized learning automata for control of unknown Markov chains
JPS55150054A (en) Multi-computer system
Merritt et al. Noise and signal identification using redundant instrumentation
SU439826A1 (ru) Устройство считывани информации с перфорированного носител
SU953634A1 (ru) Устройство дл ввода информации
JPS56111973A (en) Form with buried pattern and its producing device
Weddle Satisfying the information requirements of an aircraft T & E center

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee