ATE501481T1 - Paralleles rechnersystem - Google Patents

Paralleles rechnersystem

Info

Publication number
ATE501481T1
ATE501481T1 AT98966117T AT98966117T ATE501481T1 AT E501481 T1 ATE501481 T1 AT E501481T1 AT 98966117 T AT98966117 T AT 98966117T AT 98966117 T AT98966117 T AT 98966117T AT E501481 T1 ATE501481 T1 AT E501481T1
Authority
AT
Austria
Prior art keywords
bus
binary tree
bus controllers
processing elements
controllers
Prior art date
Application number
AT98966117T
Other languages
English (en)
Inventor
James Maddox
Original Assignee
Fifth Generation Comp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=26794587&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ATE501481(T1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Fifth Generation Comp Corp filed Critical Fifth Generation Comp Corp
Application granted granted Critical
Publication of ATE501481T1 publication Critical patent/ATE501481T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
AT98966117T 1997-10-15 1998-12-29 Paralleles rechnersystem ATE501481T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/950,606 US6000024A (en) 1997-10-15 1997-10-15 Parallel computing system
PCT/US1998/027800 WO2000039689A1 (en) 1997-10-15 1998-12-29 Parallel computing system

Publications (1)

Publication Number Publication Date
ATE501481T1 true ATE501481T1 (de) 2011-03-15

Family

ID=26794587

Family Applications (1)

Application Number Title Priority Date Filing Date
AT98966117T ATE501481T1 (de) 1997-10-15 1998-12-29 Paralleles rechnersystem

Country Status (9)

Country Link
US (1) US6000024A (de)
EP (2) EP1145129B1 (de)
AT (1) ATE501481T1 (de)
AU (1) AU2209199A (de)
DE (1) DE69842172D1 (de)
DK (1) DK1145129T3 (de)
ES (1) ES2361658T3 (de)
PT (1) PT1145129E (de)
WO (1) WO2000039689A1 (de)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6298340B1 (en) * 1999-05-14 2001-10-02 International Business Machines Corporation System and method and computer program for filtering using tree structure
JP4632384B2 (ja) * 2000-03-31 2011-02-16 キヤノン株式会社 音声情報処理装置及びその方法と記憶媒体
JP3497834B2 (ja) * 2001-03-30 2004-02-16 株式会社東芝 ルートリピータ、ｕｓｂ通信システム、ｕｓｂ通信制御方法
US6968447B1 (en) * 2001-04-13 2005-11-22 The United States Of America As Represented By The Secretary Of The Navy System and method for data forwarding in a programmable multiple network processor environment
US6957318B2 (en) * 2001-08-17 2005-10-18 Sun Microsystems, Inc. Method and apparatus for controlling a massively parallel processing environment
WO2004031981A2 (en) * 2002-10-04 2004-04-15 Koninklijke Philips Electronics N.V. Multilevel hierarchical circuit
JP2005078177A (ja) * 2003-08-28 2005-03-24 Nec Electronics Corp 並列演算装置
KR101200598B1 (ko) * 2003-09-09 2012-11-12 실리콘 하이브 비.브이. 집적 데이터 프로세싱 회로 및 집적 회로 제조 방법
JP2006215816A (ja) * 2005-02-03 2006-08-17 Fujitsu Ltd 情報処理システムおよび情報処理システムの制御方法
US7752421B2 (en) * 2007-04-19 2010-07-06 International Business Machines Corporation Parallel-prefix broadcast for a parallel-prefix operation on a parallel computer
US7865695B2 (en) * 2007-04-19 2011-01-04 L3 Communications Integrated Systems, L.P. Reading and writing a memory element within a programmable processing element in a plurality of modes
US8161480B2 (en) 2007-05-29 2012-04-17 International Business Machines Corporation Performing an allreduce operation using shared memory
US8140826B2 (en) * 2007-05-29 2012-03-20 International Business Machines Corporation Executing a gather operation on a parallel computer
US8090704B2 (en) * 2007-07-30 2012-01-03 International Business Machines Corporation Database retrieval with a non-unique key on a parallel computer system
US7827385B2 (en) * 2007-08-02 2010-11-02 International Business Machines Corporation Effecting a broadcast with an allreduce operation on a parallel computer
US7840779B2 (en) * 2007-08-22 2010-11-23 International Business Machines Corporation Line-plane broadcasting in a data communications network of a parallel computer
US8122228B2 (en) * 2008-03-24 2012-02-21 International Business Machines Corporation Broadcasting collective operation contributions throughout a parallel computer
US7991857B2 (en) * 2008-03-24 2011-08-02 International Business Machines Corporation Broadcasting a message in a parallel computer
US8422402B2 (en) 2008-04-01 2013-04-16 International Business Machines Corporation Broadcasting a message in a parallel computer
US8484440B2 (en) 2008-05-21 2013-07-09 International Business Machines Corporation Performing an allreduce operation on a plurality of compute nodes of a parallel computer
US8161268B2 (en) * 2008-05-21 2012-04-17 International Business Machines Corporation Performing an allreduce operation on a plurality of compute nodes of a parallel computer
US8375197B2 (en) * 2008-05-21 2013-02-12 International Business Machines Corporation Performing an allreduce operation on a plurality of compute nodes of a parallel computer
US8281053B2 (en) 2008-07-21 2012-10-02 International Business Machines Corporation Performing an all-to-all data exchange on a plurality of data buffers by performing swap operations
US8565089B2 (en) 2010-03-29 2013-10-22 International Business Machines Corporation Performing a scatterv operation on a hierarchical tree network optimized for collective operations
US8332460B2 (en) 2010-04-14 2012-12-11 International Business Machines Corporation Performing a local reduction operation on a parallel computer
US9424087B2 (en) 2010-04-29 2016-08-23 International Business Machines Corporation Optimizing collective operations
US8346883B2 (en) 2010-05-19 2013-01-01 International Business Machines Corporation Effecting hardware acceleration of broadcast operations in a parallel computer
US8949577B2 (en) 2010-05-28 2015-02-03 International Business Machines Corporation Performing a deterministic reduction operation in a parallel computer
US8489859B2 (en) 2010-05-28 2013-07-16 International Business Machines Corporation Performing a deterministic reduction operation in a compute node organized into a branched tree topology
US8140889B2 (en) * 2010-08-23 2012-03-20 International Business Machines Corporation Dynamically reassigning a connected node to a block of compute nodes for re-launching a failed job
US8776081B2 (en) 2010-09-14 2014-07-08 International Business Machines Corporation Send-side matching of data communications messages
US8566841B2 (en) 2010-11-10 2013-10-22 International Business Machines Corporation Processing communications events in parallel active messaging interface by awakening thread from wait state
US8893083B2 (en) 2011-08-09 2014-11-18 International Business Machines Coporation Collective operation protocol selection in a parallel computer
US8910178B2 (en) 2011-08-10 2014-12-09 International Business Machines Corporation Performing a global barrier operation in a parallel computer
US8667501B2 (en) 2011-08-10 2014-03-04 International Business Machines Corporation Performing a local barrier operation
US9495135B2 (en) 2012-02-09 2016-11-15 International Business Machines Corporation Developing collective operations for a parallel computer
US11669473B2 (en) 2020-06-26 2023-06-06 Advanced Micro Devices, Inc. Allreduce enhanced direct memory access functionality

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4363104A (en) * 1980-09-22 1982-12-07 Hughes Aircraft Company Imaging system having multiple image copying and hierarchical busing
US5038386A (en) * 1986-08-29 1991-08-06 International Business Machines Corporation Polymorphic mesh network image processing system
US4860201A (en) * 1986-09-02 1989-08-22 The Trustees Of Columbia University In The City Of New York Binary tree parallel processor
US4843540A (en) * 1986-09-02 1989-06-27 The Trustees Of Columbia University In The City Of New York Parallel processing method
US4910669A (en) * 1987-04-03 1990-03-20 At&T Bell Laboratories Binary tree multiprocessor
US5020059A (en) * 1989-03-31 1991-05-28 At&T Bell Laboratories Reconfigurable signal processor
US5161156A (en) * 1990-02-02 1992-11-03 International Business Machines Corporation Multiprocessing packet switching connection system having provision for error correction and recovery
US5353412A (en) * 1990-10-03 1994-10-04 Thinking Machines Corporation Partition control circuit for separately controlling message sending of nodes of tree-shaped routing network to divide the network into a number of partitions
US5561768A (en) * 1992-03-17 1996-10-01 Thinking Machines Corporation System and method for partitioning a massively parallel computer system
US5446915A (en) * 1993-05-25 1995-08-29 Intel Corporation Parallel processing system virtual connection method and apparatus with protection and flow control
US5682491A (en) * 1994-12-29 1997-10-28 International Business Machines Corporation Selective processing and routing of results among processors controlled by decoding instructions using mask value derived from instruction tag and processor identifier

Also Published As

Publication number Publication date
AU2209199A (en) 2000-07-31
PT1145129E (pt) 2011-05-04
EP2261808A3 (de) 2012-06-27
EP1145129A4 (de) 2006-03-29
US6000024A (en) 1999-12-07
EP2261808B1 (de) 2014-11-19
DE69842172D1 (de) 2011-04-21
EP2261808A2 (de) 2010-12-15
ES2361658T3 (es) 2011-06-21
WO2000039689A1 (en) 2000-07-06
EP1145129B1 (de) 2011-03-09
DK1145129T3 (da) 2011-05-23
EP1145129A1 (de) 2001-10-17

Similar Documents

Publication Publication Date Title
DK1145129T3 (da) Parallelt databehandlingssystem
GB2345170A (en) Memory transactions on a low pin count bus
DE69033472D1 (de) Speicherplattenanordnung-Steuerungsvorrichtung mit Paritätsfähigkeiten
CA2118995A1 (en) Arbitration Logic for Multiple Bus Computer System
BR8800537A (pt) Circuito interface de cabo de interconexao para processamento digital de dados
DE69021594D1 (de) Hochgeschwindigkeitsdatenübertragung auf einem Rechnersystembus.
DE3886529T2 (de) Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung.
DE3587335T2 (de) Host-Rechnerprogrammierbare Eingabe/Ausgabe-Datenstation.
DE69624183D1 (de) Serielle Hochgeschwindigkeitsdatenübertragungsverbindung für Tischperipheriegeräte
DE68927753D1 (de) Daten-Eingangs/-Ausgangssteuerungssystem in einem Betriebssystem
DE68927232T2 (de) Platteneinheit
AU1621988A (en) A method of communicating data between the cpu of a host computer system and the cpu of a co-processor computer system.
DE3889352D1 (de) Dateneingabesystem für einen Rechner.
DE60020818D1 (de) Integriertes verkaufsstellen- und internet-vielfachanwendungssystem und verfahren zu dessen gebrauch
JPS60163178A (ja) バ−コ−ドデ−タ入力装置
WO1988003679A3 (en) Data buffer/switch
DE68925003T2 (de) Belegdatenverarbeitungssystem.
FR2787603B1 (fr) Carte d'entree-sortie de donnees informatiques
DE68922779D1 (de) Datenverarbeitungssystem mit gemeinsamen Bus.
FR2598836B1 (fr) Dispositif intercalaire de connexion independante a un ensemble informatique d'unites de memoire auxiliaire
ES2015623A6 (es) Dispositivo conector universal.
RU33660U1 (ru) Устройство сопряжения разноскоростных электронно-вычислительных машин (ЭВМ)
FR2699707B1 (fr) Système informatique à haut débit, composant de mémoire et contrôleur de mémoire en résultant.
DE3852965T2 (de) Informationsverarbeitungssystem mit IC-Karte.
DE69508295T2 (de) Digitale Verarbeitungsschaltung mit Prüfregistern

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification

Ref document number: 1145129

Country of ref document: EP