DE69021594D1 - Hochgeschwindigkeitsdatenübertragung auf einem Rechnersystembus. - Google Patents

Hochgeschwindigkeitsdatenübertragung auf einem Rechnersystembus.

Info

Publication number
DE69021594D1
DE69021594D1 DE69021594T DE69021594T DE69021594D1 DE 69021594 D1 DE69021594 D1 DE 69021594D1 DE 69021594 T DE69021594 T DE 69021594T DE 69021594 T DE69021594 T DE 69021594T DE 69021594 D1 DE69021594 D1 DE 69021594D1
Authority
DE
Germany
Prior art keywords
computer system
data transmission
high speed
system bus
speed data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69021594T
Other languages
English (en)
Other versions
DE69021594T2 (de
Inventor
Ravi Kumar Arimilli
Sudhir Dhawan
George Albert Lerom
James Otto Nicholson
David William Siegel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69021594D1 publication Critical patent/DE69021594D1/de
Publication of DE69021594T2 publication Critical patent/DE69021594T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
DE69021594T 1989-01-13 1990-01-11 Hochgeschwindigkeitsdatenübertragung auf einem Rechnersystembus. Expired - Fee Related DE69021594T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/297,773 US5237676A (en) 1989-01-13 1989-01-13 High speed data transfer system which adjusts data transfer speed in response to indicated transfer speed capability of connected device

Publications (2)

Publication Number Publication Date
DE69021594D1 true DE69021594D1 (de) 1995-09-21
DE69021594T2 DE69021594T2 (de) 1996-05-02

Family

ID=23147686

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69021594T Expired - Fee Related DE69021594T2 (de) 1989-01-13 1990-01-11 Hochgeschwindigkeitsdatenübertragung auf einem Rechnersystembus.

Country Status (4)

Country Link
US (1) US5237676A (de)
EP (1) EP0378427B1 (de)
JP (1) JP2757055B2 (de)
DE (1) DE69021594T2 (de)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517626A (en) * 1990-05-07 1996-05-14 S3, Incorporated Open high speed bus for microcomputer system
US5664142A (en) * 1990-10-01 1997-09-02 International Business Machines Corporation Chained DMA devices for crossing common buses
FR2671884A1 (fr) * 1991-01-17 1992-07-24 Moulinex Sa Procede d'attribution d'adresses dans un reseau domotique.
US5455959A (en) * 1992-03-02 1995-10-03 Alcatel Network Systems, Inc. System for collecting from masters information independently collected from associated slaves in shelves of a telecommunications terminal
US5469547A (en) * 1992-07-17 1995-11-21 Digital Equipment Corporation Asynchronous bus interface for generating individual handshake signal for each data transfer based on associated propagation delay within a transaction
US5634041A (en) * 1992-08-12 1997-05-27 Massachusetts Institute Of Technology Rationally clocked communication interface
US5339440A (en) * 1992-08-21 1994-08-16 Hewlett-Packard Co. Wait state mechanism for a high speed bus which allows the bus to continue running a preset number of cycles after a bus wait is requested
JP2863686B2 (ja) * 1992-11-05 1999-03-03 株式会社テック 印字装置
US5379403A (en) * 1992-11-27 1995-01-03 Ncr Corporation Method and interface adapter for interfacing an ISA board to an MCA system by the issuance of an ILLINI-CDCHRDY signal from the interface adapter
US5416434A (en) * 1993-03-05 1995-05-16 Hewlett-Packard Corporation Adaptive clock generation with pseudo random variation
US5509126A (en) * 1993-03-16 1996-04-16 Apple Computer, Inc. Method and apparatus for a dynamic, multi-speed bus architecture having a scalable interface
AU6622294A (en) * 1993-04-02 1994-10-24 Picopower Technology Incorporated Two speed bus clock allowing operation of high speed peripherals
US5444857A (en) * 1993-05-12 1995-08-22 Intel Corporation Method and apparatus for cycle tracking variable delay lines
US5687371A (en) * 1993-09-27 1997-11-11 Intel Corporation Selection from a plurality of bus operating speeds for a processor bus interface during processor reset
TW321744B (de) * 1994-04-01 1997-12-01 Ibm
US5798667A (en) * 1994-05-16 1998-08-25 At&T Global Information Solutions Company Method and apparatus for regulation of power dissipation
US5659799A (en) * 1995-10-11 1997-08-19 Creative Technology, Ltd. System for controlling disk drive by varying disk rotation speed when buffered data is above high or below low threshold for predetermined damping period
JP3513291B2 (ja) * 1995-12-14 2004-03-31 富士通株式会社 データ転送装置
US6523080B1 (en) 1996-07-10 2003-02-18 International Business Machines Corporation Shared bus non-sequential data ordering method and apparatus
US6065059A (en) * 1996-12-10 2000-05-16 International Business Machines Corporation Filtered utilization of internet data transfers to reduce delay and increase user control
US5999995A (en) * 1996-12-27 1999-12-07 Oki Data Corporation Systems for adjusting a transfer rate between a host and a peripheral based on a calculation of the processing rate of the host
US5809291A (en) * 1997-02-19 1998-09-15 International Business Machines Corp. Interoperable 33 MHz and 66 MHz devices on the same PCI bus
US5958011A (en) * 1997-03-31 1999-09-28 International Business Machines Corporation System utilizing mastering and snooping circuitry that operate in response to clock signals having different frequencies generated by the communication controller
US5937167A (en) * 1997-03-31 1999-08-10 International Business Machines Corporation Communication controller for generating four timing signals each of selectable frequency for transferring data across a network
US5938731A (en) * 1997-06-23 1999-08-17 International Business Machines Corporation Exchanging synchronous data link control (SDLC) frames to adjust speed of data transfer between a client and server
US6539443B1 (en) * 1998-08-12 2003-03-25 Intel Corporation Bus communication and transfer rate negotiation system
US6532506B1 (en) * 1998-08-12 2003-03-11 Intel Corporation Communicating with devices over a bus and negotiating the transfer rate over the same
JP3592547B2 (ja) * 1998-09-04 2004-11-24 株式会社ルネサステクノロジ 情報処理装置および信号転送方法
US6457078B1 (en) * 1999-06-17 2002-09-24 Advanced Micro Devices, Inc. Multi-purpose bi-directional control bus for carrying tokens between initiator devices and target devices
US6954859B1 (en) 1999-10-08 2005-10-11 Axcess, Inc. Networked digital security system and methods
JP2007505547A (ja) * 2003-09-12 2007-03-08 コニンクリユケ フィリップス エレクトロニクス エヌ．ブイ． ホームネットワークにおける設定配信
KR101083366B1 (ko) * 2003-12-11 2011-11-15 삼성전자주식회사 메모리 시스템 및 호스트와 메모리 카드 사이의 데이터전송 속도 설정 방법
US7281148B2 (en) 2004-03-26 2007-10-09 Intel Corporation Power managed busses and arbitration
US7606960B2 (en) * 2004-03-26 2009-10-20 Intel Corporation Apparatus for adjusting a clock frequency of a variable speed bus
US20060101274A1 (en) * 2004-11-05 2006-05-11 Scm Microsystems Gmbh Data transfer in an access system
US8098784B2 (en) * 2006-09-05 2012-01-17 International Business Machines Corporation Systems, methods and computer program products for high speed data transfer using a plurality of external clock signals
US7613265B2 (en) * 2006-09-05 2009-11-03 International Business Machines Corporation Systems, methods and computer program products for high speed data transfer using an external clock signal
US7853745B2 (en) * 2007-02-23 2010-12-14 Sony Corporation Electronic system with removable computing device and mutable functions
US9858235B2 (en) * 2012-11-15 2018-01-02 Advanced Micro Devices, Inc. Emulated legacy bus operation over a bit-serial bus
CN105373511B (zh) * 2015-10-30 2018-06-29 上海斐讯数据通信技术有限公司 一种与多个光模块可同时通信的装置和方法

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3582906A (en) * 1969-06-27 1971-06-01 Ibm High-speed dc interlocked communication system interface
US3656123A (en) * 1970-04-16 1972-04-11 Ibm Microprogrammed processor with variable basic machine cycle lengths
US3699525A (en) * 1970-11-27 1972-10-17 Honeywell Inf Systems Use of control words to change configuration and operating mode of a data communication system
US3798613A (en) * 1971-10-27 1974-03-19 Ibm Controlling peripheral subsystems
US3909799A (en) * 1973-12-18 1975-09-30 Honeywell Inf Systems Microprogrammable peripheral processing system
IT1012440B (it) * 1974-05-16 1977-03-10 Honeywell Inf Systems Apparato di controllo dei canali di ingresso e uscita delle informa zioni di un calcolatore
US3970997A (en) * 1974-08-29 1976-07-20 Honeywell Information Systems, Inc. High speed peripheral system interface
JPS5266346A (en) * 1975-11-29 1977-06-01 Tokyo Electric Co Ltd Synch. clock control of microcomputer system
JPS52127005A (en) * 1976-04-16 1977-10-25 Pioneer Electronic Corp Bidirectional data communication system
US4038642A (en) * 1976-04-30 1977-07-26 International Business Machines Corporation Input/output interface logic for concurrent operations
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4198681A (en) * 1977-01-25 1980-04-15 International Business Machines Corporation Segmented storage logging and controlling for partial entity selection and condensing
US4361702A (en) * 1980-01-21 1982-11-30 Alberta Research Council Process for the preparation of trans-3-formylbut-2-enenitrile
JPS56140459A (en) * 1980-04-04 1981-11-02 Hitachi Ltd Data processing system
US4458308A (en) * 1980-10-06 1984-07-03 Honeywell Information Systems Inc. Microprocessor controlled communications controller having a stretched clock cycle
US4408272A (en) * 1980-11-03 1983-10-04 Bell Telephone Laboratories, Incorporated Data control circuit
JPS5793422A (en) * 1980-11-29 1982-06-10 Omron Tateisi Electronics Co Dma controller
JPS57120146A (en) * 1981-01-16 1982-07-27 Hitachi Ltd Data transfer device
US4493021A (en) * 1981-04-03 1985-01-08 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Multicomputer communication system
US4507732A (en) * 1981-10-05 1985-03-26 Burroughs Corporation I/O subsystem using slow devices
US4476527A (en) * 1981-12-10 1984-10-09 Data General Corporation Synchronous data bus with automatically variable data rate
US4519034A (en) * 1982-06-30 1985-05-21 Elxsi I/O Bus clock
US4494192A (en) * 1982-07-21 1985-01-15 Sperry Corporation High speed bus architecture
US4613954A (en) * 1982-11-16 1986-09-23 Burroughs Corporation Block counter system to monitor data transfers
US4542457A (en) * 1983-01-11 1985-09-17 Burroughs Corporation Burst mode data block transfer system
US4679166A (en) * 1983-01-17 1987-07-07 Tandy Corporation Co-processor combination
US4530053A (en) * 1983-04-14 1985-07-16 International Business Machines Corporation DMA multimode transfer controls
US4571671A (en) * 1983-05-13 1986-02-18 International Business Machines Corporation Data processor having multiple-buffer adapter between a system channel and an input/output bus
US4691342A (en) * 1983-09-09 1987-09-01 Cts Corporation Multi-speed, full duplex modem
US4570220A (en) * 1983-11-25 1986-02-11 Intel Corporation High speed parallel bus and data transfer method
US4710893A (en) * 1984-06-22 1987-12-01 Autek Systems Corporation High speed instrument bus
US4727491A (en) * 1984-06-27 1988-02-23 Compaq Computer Corporation Personal computer having normal and high speed execution modes
US4890222A (en) * 1984-12-17 1989-12-26 Honeywell Inc. Apparatus for substantially syncronizing the timing subsystems of the physical modules of a local area network
US4716525A (en) * 1985-04-15 1987-12-29 Concurrent Computer Corporation Peripheral controller for coupling data buses having different protocol and transfer rates
US4860200A (en) * 1985-07-03 1989-08-22 Tektronix, Inc. Microprocessor interface device for coupling non-compatible protocol peripheral with processor
US5019966A (en) * 1986-09-01 1991-05-28 Nec Corporation Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
JPS6381556A (ja) * 1986-09-26 1988-04-12 Hitachi Ltd 可変クロツクバスシステム
US4878173A (en) * 1988-05-16 1989-10-31 Data General Corporation Controller burst multiplexor channel interface

Also Published As

Publication number Publication date
EP0378427A2 (de) 1990-07-18
EP0378427B1 (de) 1995-08-16
DE69021594T2 (de) 1996-05-02
JPH02227766A (ja) 1990-09-10
US5237676A (en) 1993-08-17
JP2757055B2 (ja) 1998-05-25
EP0378427A3 (de) 1991-05-08

Similar Documents

Publication Publication Date Title
DE69021594D1 (de) Hochgeschwindigkeitsdatenübertragung auf einem Rechnersystembus.
DE68927626D1 (de) Hierarchisches Mehrfachbus-Computersystem
DE3587493D1 (de) Betriebssicheres datenverarbeitungsbussystem.
FI912272A0 (fi) Tietoliikennejärjestelmä
DE69020105D1 (de) Datenübertragungssystem.
IE860318L (en) System bus for a multi-cache data processing system
DE68926864D1 (de) Übertragungssystem für Multimediadaten
EP0021365A3 (en) Data processing system with a slave computer
DE3883817D1 (de) Datenübertragungssystem.
DE69203525D1 (de) Datenübertragungssystem in einem Fahrzeug.
DE69018100D1 (de) Datenübertragung über Busadressleitungen.
EP0468823A3 (en) Computer data routing system
FR2633414B1 (fr) Systeme informatique a interconnexion centrale
DK211790D0 (da) Datatransmissionssystem
DE68927869D1 (de) Rechnersystem mit Hochgeschwindigkeitsdatenübertragungsfähigkeiten
DE3786069D1 (de) Virtueller programmablauf auf einem mehrfachverarbeitungssystem.
DE69024765D1 (de) Datenübertragungssystem
DE3683381D1 (de) Auf einem vielfach-bussystem betriebenes lokales netzwerk.
FI925859A (fi) Tiedonsiirtojärjestelmä
DE3751486D1 (de) Datenübertragungssystem.
AU590939B2 (en) High speed interconnect unit for a digital data processing system
DE69433130D1 (de) Rechnersystem mit verändertem lokalen Datenbus
IT8920267A0 (it) Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema.
DE69203039D1 (de) Datenübertragungssystem in einem Fahrzeug.
DE68900708D1 (de) Datenuebertragungsverarbeitungssystem.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee