IT8920267A0 - Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema. - Google Patents
Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema.Info
- Publication number
- IT8920267A0 IT8920267A0 IT8920267A IT2026789A IT8920267A0 IT 8920267 A0 IT8920267 A0 IT 8920267A0 IT 8920267 A IT8920267 A IT 8920267A IT 2026789 A IT2026789 A IT 2026789A IT 8920267 A0 IT8920267 A0 IT 8920267A0
- Authority
- IT
- Italy
- Prior art keywords
- arbitrator
- dual
- data processing
- bus access
- processing system
- Prior art date
Links
- 230000009977 dual effect Effects 0.000 title 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8920267A IT1229667B (it) | 1989-04-24 | 1989-04-24 | Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema. |
US07/494,659 US5038276A (en) | 1989-04-24 | 1990-03-16 | Data processing system having dual arbiter for controlling access to a system bus |
EP90107202A EP0399204B1 (en) | 1989-04-24 | 1990-04-17 | Data processing system having dual arbiter for controlling access to a system bus |
DE69013394T DE69013394T2 (de) | 1989-04-24 | 1990-04-17 | Datenverarbeitungssystem mit Zweiwegarbiter zur Steuerung des Zugangs zu einem Systembus. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8920267A IT1229667B (it) | 1989-04-24 | 1989-04-24 | Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema. |
Publications (2)
Publication Number | Publication Date |
---|---|
IT8920267A0 true IT8920267A0 (it) | 1989-04-24 |
IT1229667B IT1229667B (it) | 1991-09-06 |
Family
ID=11165281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT8920267A IT1229667B (it) | 1989-04-24 | 1989-04-24 | Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema. |
Country Status (4)
Country | Link |
---|---|
US (1) | US5038276A (it) |
EP (1) | EP0399204B1 (it) |
DE (1) | DE69013394T2 (it) |
IT (1) | IT1229667B (it) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5201055A (en) * | 1989-11-03 | 1993-04-06 | Compaq Computer Corporation | Multiprocessing system includes interprocessor encoding and decoding logic used for communication between two cards through reduced addressing lines |
US5461723A (en) * | 1990-04-05 | 1995-10-24 | Mit Technology Corp. | Dual channel data block transfer bus |
US5175847A (en) * | 1990-09-20 | 1992-12-29 | Logicon Incorporated | Computer system capable of program execution recovery |
US5339404A (en) * | 1991-05-28 | 1994-08-16 | International Business Machines Corporation | Asynchronous TMR processing system |
EP0523627A3 (en) * | 1991-07-15 | 1993-08-25 | Matsushita Electric Works, Ltd. | Multi-cpu programmable controller |
US5280591A (en) * | 1991-07-22 | 1994-01-18 | International Business Machines, Corporation | Centralized backplane bus arbiter for multiprocessor systems |
US5191656A (en) * | 1991-08-29 | 1993-03-02 | Digital Equipment Corporation | Method and apparatus for shared use of a multiplexed address/data signal bus by multiple bus masters |
DE69230428T2 (de) * | 1991-09-27 | 2000-08-03 | Sun Microsystems, Inc. | Verklemmungserkennung und Maskierung enthaltende Busarbitrierungsarchitektur |
US5341501A (en) * | 1991-10-04 | 1994-08-23 | Bull Hn Information Systems Inc. | Processor bus access |
US5274785A (en) * | 1992-01-15 | 1993-12-28 | Alcatel Network Systems, Inc. | Round robin arbiter circuit apparatus |
EP0600623B1 (en) * | 1992-12-03 | 1998-01-21 | Advanced Micro Devices, Inc. | Servo loop control |
EP0640929A3 (en) * | 1993-08-30 | 1995-11-29 | Advanced Micro Devices Inc | Interprocessor communication via a post MEV. |
US5706485A (en) * | 1993-09-21 | 1998-01-06 | Intel Corporation | Method and apparatus for synchronizing clock signals in a multiple die circuit including a stop clock feature |
US5875339A (en) * | 1993-10-21 | 1999-02-23 | Sun Microsystems, Inc. | Asynchronous arbiter using multiple arbiter elements to enhance speed |
US5713025A (en) * | 1993-10-21 | 1998-01-27 | Sun Microsystems, Inc. | Asynchronous arbiter using multiple arbiter elements to enhance speed |
JPH0816530A (ja) * | 1994-07-04 | 1996-01-19 | Kurieiteibu Design:Kk | コプロセサシステムおよび補助演算機能付外部メモリ装置 |
US5809538A (en) * | 1996-02-07 | 1998-09-15 | General Instrument Corporation | DRAM arbiter for video decoder |
US5737544A (en) * | 1996-04-08 | 1998-04-07 | Vlsi Technology, Inc. | Link system controller interface linking a PCI bus to multiple other buses |
US6061361A (en) * | 1997-06-19 | 2000-05-09 | Advanced Micro Devices, Inc. | Time multiplexed scheme for deadlock resolution in distributed arbitration |
US6389497B1 (en) | 1999-01-22 | 2002-05-14 | Analog Devices, Inc. | DRAM refresh monitoring and cycle accurate distributed bus arbitration in a multi-processing environment |
EP1338956A1 (fr) * | 2002-02-20 | 2003-08-27 | STMicroelectronics S.A. | Dispositif électronique de traitement de données, en particulier processeur audio pour un décodeur audio/vidéo |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4229791A (en) * | 1978-10-25 | 1980-10-21 | Digital Equipment Corporation | Distributed arbitration circuitry for data processing system |
US4504906A (en) * | 1982-11-30 | 1985-03-12 | Anritsu Electric Company Limited | Multiprocessor system |
US4817066A (en) * | 1985-10-09 | 1989-03-28 | Hitachi, Ltd | Transmitter/receiver for ultrasonic diagnostic system |
-
1989
- 1989-04-24 IT IT8920267A patent/IT1229667B/it active
-
1990
- 1990-03-16 US US07/494,659 patent/US5038276A/en not_active Expired - Fee Related
- 1990-04-17 EP EP90107202A patent/EP0399204B1/en not_active Expired - Lifetime
- 1990-04-17 DE DE69013394T patent/DE69013394T2/de not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
DE69013394D1 (de) | 1994-11-24 |
DE69013394T2 (de) | 1995-02-23 |
IT1229667B (it) | 1991-09-06 |
EP0399204B1 (en) | 1994-10-19 |
EP0399204A1 (en) | 1990-11-28 |
US5038276A (en) | 1991-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IT8920267A0 (it) | Sistema di elaborazione dati con arbitratore duale di accesso a bus di sistema. | |
DE69300041D1 (de) | Mehrfachprozessor-Datenverarbeitungssystem. | |
IT1206331B (it) | Architettura di sistema di elaborazione dati. | |
IT8722666A0 (it) | Sistema multiprocessore di elaborazione con multiplazione di dati globali. | |
DE3782045D1 (de) | Rechnersystem mit multikanaldirektspeicherzugriffsarbitrierung. | |
DE69022210D1 (de) | Datenverarbeitungssystem. | |
DE3587493D1 (de) | Betriebssicheres datenverarbeitungsbussystem. | |
DE3671557D1 (de) | Datenverarbeitungsanlage. | |
DE3688022D1 (de) | Datenverarbeitungsanlage. | |
DE3688824D1 (de) | Datenverarbeitungssystem. | |
ZA926505B (en) | Data processing system. | |
DE3689595D1 (de) | Datenverarbeitungssystem. | |
DE3674307D1 (de) | Datenverarbeitungsanlage. | |
DE3485999D1 (de) | Hochgeschwindigkeitverarbeitungssystem fuer rechneranlage. | |
DE3688232D1 (de) | Datenverarbeitungssystem. | |
DE68900708D1 (de) | Datenuebertragungsverarbeitungssystem. | |
DE3750702D1 (de) | Datenverarbeitungssystem. | |
DE3680349D1 (de) | Datenverarbeitungssystem. | |
DE3850822D1 (de) | Datenverarbeitungssystem. | |
DE3776598D1 (de) | Datenverarbeitungsanlage. | |
NO875229D0 (no) | Data-behandlingssystem. | |
DE68922779D1 (de) | Datenverarbeitungssystem mit gemeinsamen Bus. | |
DE68925003D1 (de) | Belegdatenverarbeitungssystem. | |
GB2233480B (en) | Multiprocessor data processing system | |
NO912376L (no) | Inngang for databehandlingssystem. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19990430 |