KR930014956A - 가용성 링크를 갖는 반도체 장치 제조방법 - Google Patents

가용성 링크를 갖는 반도체 장치 제조방법 Download PDF

Info

Publication number
KR930014956A
KR930014956A KR1019920022401A KR920022401A KR930014956A KR 930014956 A KR930014956 A KR 930014956A KR 1019920022401 A KR1019920022401 A KR 1019920022401A KR 920022401 A KR920022401 A KR 920022401A KR 930014956 A KR930014956 A KR 930014956A
Authority
KR
South Korea
Prior art keywords
pattern
metal layer
conductive
semiconductor device
fuse material
Prior art date
Application number
KR1019920022401A
Other languages
English (en)
Other versions
KR100250592B1 (ko
Inventor
림 셀던
Original Assignee
프레데릭 얀 스미트
엔. 브이. 필립스 글로아이람펜파브리켄
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 프레데릭 얀 스미트, 엔. 브이. 필립스 글로아이람펜파브리켄 filed Critical 프레데릭 얀 스미트
Publication of KR930014956A publication Critical patent/KR930014956A/ko
Application granted granted Critical
Publication of KR100250592B1 publication Critical patent/KR100250592B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/131—Reactive ion etching rie

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

본 발명은 반도체 장치의 도전층 사이에서 퓨즈리본을 형성하는 방법을 제공한다. 이러한 퓨즈리본의 형성은 다수레벨 집적회로의 다른 레벨에서 실시될 수 있다. 퓨즈리본은 종래 방법에 비해 더욱 정밀한 방법으로 형성될 수 있다. 저항 제어가 용이하게 달성될 수 있고, 치수가 크게 감소되고, 재료를 더 적게 사용할 수 있다.

Description

가용성 링크를 갖는 반도체 장치 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 의한 퓨즈리본을 갖는 다양한 인터커넥트의 여러층을 쌓은 적층구조의 횡단면도,
제2도는 본 발명에 의한 배치의 평면도,
제3도의 A, B 및 C는 제2도를 형성하기 위해 각각의 단면 A-A, B-B 및 C-C에서 취한 초기 배치의 횡단면도.

Claims (15)

  1. 반도체 장치내의 도전체 사이에서 가용성 링크를 갖는 반도체 장치 제조 방법에 있어서, (a) 적어도 하나의 레벨에 도전체를 위한 접촉 위치가 있는 표면을 갖는 반도체 장치를 제공하는 단계와, (b) 상기 표면에 적어도 도전 금속층을 주어진 두께로 용착하는 단계와, (c) 상기 도전 금속층에 걸쳐 도전성 인터커넥트의 패턴을 규정하는 구멍과 함께 제1마스킹 패턴을 형성하는 단계와, (d) 도전성 인터커넥트의 패턴을 형성하기 위하여 제1마스킹 패턴의 구멍을 통해 도전금속층을 에칭하는 단계와, (e) 제1마스킹 패턴을 제거하는 단계와, (f) 도전성 인터커넥트의 패턴에 걸쳐 퓨즈재료를 주어진 제2두께로 용착하는 단계와, (g) 도전성 인터커넥트의 패턴의 측면 모서리에서 퓨즈 재료의 리본을 형성하기 위하여 퓨즈 재료를 비등방적으로 에칭하는 단계와, (h) 도전성 인터커넥트의 패턴과 퓨즈 재료의 리본에 걸쳐 퓨즈 재료의 리본을 특정하는 위치에서 구멍을 갖는 제2마스킹 패턴을 형성하는 단계와, (i) 퓨즈재료의 리본만을 남기기 위하여 도전성 인터커넥트의 패턴의 노출부를 에칭하는 단계와, (j) 제2마스킹 패턴을 제거하는 단계를 구비하는 것을 특징으로 하는 반도체 장치 제조방법.
  2. 제1항에 있어서, 차폐금속층이 단계(b)중에 상기 표면과 도전금속층 사이에 용착되는 것을 특징으로 하는 반도체 장치 제조 방법.
  3. 제2항에 있어서, 상기 차폐금속층은 단계(d)중에 도전성 인터커넥트의 패턴내에 에칭되는 것을 특징으로 하는 반도체 장치 제조 방법.
  4. 제3항에 있어서, 또한 차폐 금속층은 단계(i)중에 노출상태에서 에칭되는 것을 특징으로 하는 반도체 장치 제조방법.
  5. 제2항에 있어서, 차폐금속층은 TiW로 형성되는 것을 특징으로 하는 반도체 장치 제조 방법.
  6. 제1항에 있어서, 도전 금속층은 알루미늄 합금으로 형성되는 것을 특징으로 하는 반도체 장치 제조 방법.
  7. 제1항에 있어서, 상기 단계(d)는 플라즈마 에칭을 이용하여 실시되는 것을 특징으로 하는 반도체 장치 제조 방법.
  8. 제1항에 있어서, 상기 퓨즈 재료는 도전체로부터 형성되는 것을 특징으로 하는 반도체장치 제조방법.
  9. 제1항에 있어서, 상기 퓨즈 재료는 Ni, Ni-Cr, Cr, W, WN, Ti, TiW, TiWN 및 TiN 중 어느 하나로 형성되는 것을 특징으로 하는 반도체 장치 제조방법.
  10. 제1항에 있어서, 상기 단계(g)는 플라즈마 에칭 또는 RIE에 의하여 실시되는 것을 특징으로 하는 반도체장치 제조 방법.
  11. 제1항에 있어서, 상기 단계(g)는 이온 밀링에 의하여 실시되는 것을 특징으로 하는 반도체 장치 제조방법.
  12. 제1항에 있어서, 상기 단계(b) 내지 (j)는 반도체장치의 다수 레벨을 위해 반복되는 것을 특징으로 하는 반도체 장치 제조 방법.
  13. 제1항에 있어서, 상기 단계(i)는 한번 이상의 습식 에칭에 의해 실시되는 것을 특징으로 하는 반도체 장치 제조방법.
  14. 제1항에 있어서, 상기 단계(i)는 습식 및 건식 에칭의 조합에 의하여 실시되는 것을 특징으로 하는 반도체장치 제조방법.
  15. 적어도 하나의 표면을 갖는 반도체 기저층과, 상기 표면에서 도전성 인터커넥트의 패턴과, 상기 패턴의 분리된 두부분 사이에서 평행하게 배치된 적어도 2개의 퓨즈리본을 구비하는 반도체 장치의 퓨즈 구조.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920022401A 1991-12-30 1992-11-26 가용성 링크를 갖는 반도체 장치 제조방법 KR100250592B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US814,938 1991-12-30
US07/814,938 US5244836A (en) 1991-12-30 1991-12-30 Method of manufacturing fusible links in semiconductor devices

Publications (2)

Publication Number Publication Date
KR930014956A true KR930014956A (ko) 1993-07-23
KR100250592B1 KR100250592B1 (ko) 2000-04-01

Family

ID=25216403

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920022401A KR100250592B1 (ko) 1991-12-30 1992-11-26 가용성 링크를 갖는 반도체 장치 제조방법

Country Status (6)

Country Link
US (1) US5244836A (ko)
EP (1) EP0551677B1 (ko)
JP (1) JP2501738B2 (ko)
KR (1) KR100250592B1 (ko)
CA (1) CA2086287C (ko)
DE (1) DE69222408T2 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100918161B1 (ko) * 2001-09-28 2009-09-17 휴렛-팩커드 컴퍼니(델라웨어주법인) 수직 방향 나노-회로 및 수직 방향 나노-회로 형성 방법

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5300813A (en) * 1992-02-26 1994-04-05 International Business Machines Corporation Refractory metal capped low resistivity metal conductor lines and vias
US5672905A (en) * 1992-08-26 1997-09-30 At&T Global Information Solutions Company Semiconductor fuse and method
US5963825A (en) * 1992-08-26 1999-10-05 Hyundai Electronics America Method of fabrication of semiconductor fuse with polysilicon plate
US6413805B1 (en) * 1993-03-12 2002-07-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device forming method
US5923962A (en) * 1993-10-29 1999-07-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
TW264575B (ko) 1993-10-29 1995-12-01 Handotai Energy Kenkyusho Kk
US6798023B1 (en) * 1993-12-02 2004-09-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising first insulating film, second insulating film comprising organic resin on the first insulating film, and pixel electrode over the second insulating film
CN1328761C (zh) 1993-12-02 2007-07-25 株式会社半导体能源研究所 半导体器件的制造方法
KR100319332B1 (ko) 1993-12-22 2002-04-22 야마자끼 순페이 반도체장치및전자광학장치
US6884698B1 (en) * 1994-02-23 2005-04-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with crystallization of amorphous silicon
JP3378078B2 (ja) * 1994-02-23 2003-02-17 株式会社半導体エネルギー研究所 半導体装置の作製方法
US5622892A (en) * 1994-06-10 1997-04-22 International Business Machines Corporation Method of making a self cooling electrically programmable fuse
US5472901A (en) * 1994-12-02 1995-12-05 Lsi Logic Corporation Process for formation of vias (or contact openings) and fuses in the same insulation layer with minimal additional steps
TW279229B (en) * 1994-12-29 1996-06-21 Siemens Ag Double density fuse bank for the laser break-link programming of an integrated-circuit
US5726483A (en) 1995-07-17 1998-03-10 Micron Technology, Inc. Method of jointly forming stacked capacitors and antifuses, method of blowing antifuses, and antifuses and stacked capacitors constituting a part of integrated circuitry
JP3645379B2 (ja) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP3645380B2 (ja) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法、情報端末、ヘッドマウントディスプレイ、ナビゲーションシステム、携帯電話、ビデオカメラ、投射型表示装置
JP3645378B2 (ja) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法
US5985740A (en) 1996-01-19 1999-11-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device including reduction of a catalyst
JP3729955B2 (ja) 1996-01-19 2005-12-21 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6478263B1 (en) 1997-01-17 2002-11-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and its manufacturing method
US5888858A (en) 1996-01-20 1999-03-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and fabrication method thereof
US7056381B1 (en) 1996-01-26 2006-06-06 Semiconductor Energy Laboratory Co., Ltd. Fabrication method of semiconductor device
US6180439B1 (en) 1996-01-26 2001-01-30 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device
US6465287B1 (en) 1996-01-27 2002-10-15 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization
US6100562A (en) 1996-03-17 2000-08-08 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
JPH10163867A (ja) * 1996-11-29 1998-06-19 Ricoh Co Ltd クロックジェネレータおよび製造方法
US5933714A (en) * 1997-01-08 1999-08-03 Siemens Aktiengesellschaft Double density fuse bank for the laser break-link programming of an integrated circuit
US5942448A (en) * 1997-02-24 1999-08-24 Sarnoff Corporation Method of making contacts on an integrated circuit
KR100228533B1 (ko) * 1997-06-23 1999-11-01 윤종용 반도체 집적회로의 용단가능한 퓨즈 및 그 제조방법
DE19737611C2 (de) 1997-08-28 2002-09-26 Infineon Technologies Ag Fuse-Anordnung für Halbleiterspeichervorrichtung
US5976917A (en) 1998-01-29 1999-11-02 Micron Technology, Inc. Integrated circuitry fuse forming methods, integrated circuitry programming methods, and related integrated circuitry
US6261934B1 (en) * 1998-03-31 2001-07-17 Texas Instruments Incorporated Dry etch process for small-geometry metal gates over thin gate dielectric
US6162686A (en) * 1998-09-18 2000-12-19 Taiwan Semiconductor Manufacturing Company Method for forming a fuse in integrated circuit application
US6017824A (en) * 1998-11-16 2000-01-25 Taiwan Semiconductor Manufacturing Company Passivation etching procedure, using a polysilicon stop layer, for repairing embedded DRAM cells
US6190986B1 (en) * 1999-01-04 2001-02-20 International Business Machines Corporation Method of producing sulithographic fuses using a phase shift mask
US6486526B1 (en) * 1999-01-04 2002-11-26 International Business Machines Corporation Crack stop between neighboring fuses for protection from fuse blow damage
US6498385B1 (en) * 1999-09-01 2002-12-24 International Business Machines Corporation Post-fuse blow corrosion prevention structure for copper fuses
FI112288B (fi) * 2000-01-17 2003-11-14 Rafsec Oy Menetelmä älytarrasyöttörainan valmistamiseksi
FI112287B (fi) * 2000-03-31 2003-11-14 Rafsec Oy Menetelmä tuoteanturin muodostamiseksi ja tuoteanturi
FI112121B (fi) * 2000-12-11 2003-10-31 Rafsec Oy Älytarraraina, menetelmä sen valmistamiseksi, menetelmä kantorainan valmistamiseksi ja älytarrarainan älytarran rakenneosa
SG179310A1 (en) 2001-02-28 2012-04-27 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
FI112550B (fi) * 2001-05-31 2003-12-15 Rafsec Oy Älytarra ja älytarraraina
FI117331B (fi) * 2001-07-04 2006-09-15 Rafsec Oy Menetelmä ruiskuvaletun tuotteen valmistamiseksi
DE10137875C1 (de) * 2001-08-02 2003-04-30 Dialog Semiconductor Gmbh Lade/Entlade-Schutzschaltung
US6927472B2 (en) * 2001-11-14 2005-08-09 International Business Machines Corporation Fuse structure and method to form the same
FI119401B (fi) * 2001-12-21 2008-10-31 Upm Raflatac Oy Älytarraraina ja menetelmä sen valmistamiseksi
KR101202798B1 (ko) * 2005-12-26 2012-11-19 매그나칩 반도체 유한회사 전기적 프로그램이 가능한 퓨즈 및 이를 이용한 비휘발성메모리
US7642176B2 (en) * 2008-04-21 2010-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse structure and method
US9059174B2 (en) * 2008-11-05 2015-06-16 Stmicroelectronics, Inc. Method to reduce metal fuse thickness without extra mask
US9741658B2 (en) 2009-10-30 2017-08-22 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse structure and method of formation
US8686536B2 (en) 2009-10-30 2014-04-01 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse structure and method of formation
DE102010045073B4 (de) 2009-10-30 2021-04-22 Taiwan Semiconductor Mfg. Co., Ltd. Elektrische Sicherungsstruktur

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1094517B (it) * 1978-04-28 1985-08-02 Componenti Elettronici Sgs Ate Procedimento per la fabbricazione di un elemento resistivo filiforme per circuito integrato
US4491860A (en) * 1982-04-23 1985-01-01 Signetics Corporation TiW2 N Fusible links in semiconductor integrated circuits
JPS59126661A (ja) * 1983-01-08 1984-07-21 Nippon Telegr & Teleph Corp <Ntt> 薄膜抵抗体の製法
JPS59198734A (ja) * 1983-04-25 1984-11-10 Mitsubishi Electric Corp 多層配線構造
JPS60136334A (ja) * 1983-12-21 1985-07-19 アドバンスト・マイクロ・デバイシズ・インコーポレイテッド 集積回路用ヒユ−ズ素子及びその製造方法
JPS62115856A (ja) * 1985-11-15 1987-05-27 Mitsubishi Electric Corp 半導体集積回路装置
JPS63278250A (ja) * 1987-05-11 1988-11-15 Toshiba Corp 半導体装置
US5017510A (en) * 1987-06-01 1991-05-21 Texas Instruments Incorporated Method of making a scalable fuse link element
US5011791A (en) * 1989-02-03 1991-04-30 Motorola, Inc. Fusible link with built-in redundancy
US5015604A (en) * 1989-08-18 1991-05-14 North American Philips Corp., Signetics Division Fabrication method using oxidation to control size of fusible link
US5120679A (en) * 1991-06-04 1992-06-09 Vlsi Technology, Inc. Anti-fuse structures and methods for making same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100918161B1 (ko) * 2001-09-28 2009-09-17 휴렛-팩커드 컴퍼니(델라웨어주법인) 수직 방향 나노-회로 및 수직 방향 나노-회로 형성 방법

Also Published As

Publication number Publication date
CA2086287A1 (en) 1993-07-01
KR100250592B1 (ko) 2000-04-01
JP2501738B2 (ja) 1996-05-29
US5244836A (en) 1993-09-14
CA2086287C (en) 2002-03-05
JPH05259290A (ja) 1993-10-08
EP0551677B1 (en) 1997-09-24
DE69222408T2 (de) 1998-03-26
EP0551677A1 (en) 1993-07-21
DE69222408D1 (de) 1997-10-30

Similar Documents

Publication Publication Date Title
KR930014956A (ko) 가용성 링크를 갖는 반도체 장치 제조방법
US5663590A (en) Product of process for formation of vias (or contact openings) and fuses in the same insulation layer with minimal additional steps
CA1089112A (en) Method of forming a compact multi-level interconnection metallurgy system for semiconductor devices
US4331947A (en) Electric safety fuse
US5828134A (en) Metallization to improve electromigration resistance
US5469981A (en) Electrically blowable fuse structure manufacturing for organic insulators
US5387812A (en) Electrically programmable antifuse having a metal to metal structure
KR0167812B1 (ko) 반도체 집적칩에 대한 상호연결구조 제공방법
US6272736B1 (en) Method for forming a thin-film resistor
KR100270592B1 (ko) 평면상의 구리 야금에 사용하기 위한 집적 패드 및 퓨즈 구조
KR970018091A (ko) 반도체장치 및 그 제조방법
JPS63278255A (ja) 集積回路用層間接続
US5412245A (en) Self-aligned vertical antifuse
US4710398A (en) Semiconductor device and manufacturing method thereof
US20020084526A1 (en) Semiconductor device and manufacturing method thereof
JPS61114585A (ja) 電気的結線構造及びその形成方法
EP0096455B2 (en) Multilayer interconnection structure for semiconductor device
US6444503B1 (en) Fabricating electrical metal fuses without additional masking
EP1043773A1 (en) Semiconductor device
EP0147247A2 (en) Method for forming hillock suppression layer in dual metal layer processing and structure formed thereby
KR940001358A (ko) 반도체장치 제조방법
US6297722B1 (en) Surface mountable electrical device
US6359325B1 (en) Method of forming nano-scale structures from polycrystalline materials and nano-scale structures formed thereby
KR960026409A (ko) 마이그레이션과 마스크오정렬에 효과적인 배선구조를 갖는 반도체 집적회로장치와 그 제조방법
KR970017961A (ko) 반도체 집적회로장치 및 그의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030103

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee