KR900015354A - Mos형 반도체장치 - Google Patents
Mos형 반도체장치 Download PDFInfo
- Publication number
- KR900015354A KR900015354A KR1019900002827A KR900002827A KR900015354A KR 900015354 A KR900015354 A KR 900015354A KR 1019900002827 A KR1019900002827 A KR 1019900002827A KR 900002827 A KR900002827 A KR 900002827A KR 900015354 A KR900015354 A KR 900015354A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor device
- mos semiconductor
- wiring
- high melting
- aluminum
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims 2
- 230000008018 melting Effects 0.000 claims 2
- 238000002844 melting Methods 0.000 claims 2
- 229910000838 Al alloy Inorganic materials 0.000 claims 1
- 229910052782 aluminium Inorganic materials 0.000 claims 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims 1
- 239000000463 material Substances 0.000 claims 1
- 229910052751 metal Inorganic materials 0.000 claims 1
- 239000002184 metal Substances 0.000 claims 1
- 150000002736 metal compounds Chemical class 0.000 claims 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 1
- 229920005591 polysilicon Polymers 0.000 claims 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
내용 없음.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 일실시예를 도시한 주요부단면도.
Claims (1)
- 게이트전극, 소오스전극, 드레인전극 및 배선이, 고융점금속, 고융점 금속화합물 또는 폴리실리콘중에서 선택된 동일의 재료에 의해 형성되고, 와이어 본딩용 패드가 상기 배선상에 형성된 알루미늄 또는 알루미늄합금에 의해 형성되어 있는 MOS형 반도체장치.※참고사항:최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1-25982 | 1989-03-07 | ||
| JP1989025982U JPH02116735U (ko) | 1989-03-07 | 1989-03-07 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR900015354A true KR900015354A (ko) | 1990-10-26 |
Family
ID=31247191
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019900002827A KR900015354A (ko) | 1989-03-07 | 1990-03-05 | Mos형 반도체장치 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPH02116735U (ko) |
| KR (1) | KR900015354A (ko) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5487175A (en) * | 1977-12-23 | 1979-07-11 | Cho Lsi Gijutsu Kenkyu Kumiai | Method of fabricating semiconductor |
| JPS586151A (ja) * | 1981-07-02 | 1983-01-13 | Seiko Epson Corp | 半導体装置の製造方法 |
-
1989
- 1989-03-07 JP JP1989025982U patent/JPH02116735U/ja active Pending
-
1990
- 1990-03-05 KR KR1019900002827A patent/KR900015354A/ko not_active Application Discontinuation
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02116735U (ko) | 1990-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900019207A (ko) | 수지밀봉형 반도체장치 | |
| KR920020658A (ko) | 반도체 장치의 칩 본딩 방법 | |
| KR850000804A (ko) | 반도체 장치 | |
| KR910017604A (ko) | 반도체장치 | |
| KR910007094A (ko) | 수지밀봉형 반도체장치 | |
| KR910007159A (ko) | Mos형 반도체장치 | |
| KR910005448A (ko) | 반도체 집적회로 | |
| KR900015354A (ko) | Mos형 반도체장치 | |
| KR910020875A (ko) | Ic용 리드프레임 | |
| KR930003414A (ko) | 반도체 집적 회로 장치 | |
| KR900004040A (ko) | 반도체 집적회로 디바이스 | |
| KR910010742A (ko) | 반도체 집적회로장치 | |
| KR910017608A (ko) | 수지밀봉형 반도체장치 | |
| KR870006648A (ko) | 수지밀봉 반도체 장치용 리드 프레임(Lead frame) | |
| KR920000146A (ko) | 고전압 직접회로 | |
| KR870009468A (ko) | 반도체 장치 | |
| KR910001924A (ko) | 반도체 장치 | |
| KR870009483A (ko) | 고체촬상장치 | |
| KR910003775A (ko) | 반도체장치의 땜납 도포방법 | |
| FR2377123A1 (fr) | Circuit logique integre | |
| KR910020955A (ko) | 반도체발광장치 | |
| KR850008249A (ko) | 반도체 장치 | |
| KR920010798A (ko) | 더미와이어 본드패드를 구비한 반도체 칩 및 더미 와이어 본드 패드 형성방법 | |
| KR890001185A (ko) | 반도체 장치용 리드프레임 | |
| KR970008561A (ko) | 반도체장치의 입력보호 회로의 트랜지스터 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| E601 | Decision to refuse application |