KR890015396A - 연부-장착된 반도체 집적 회로 디바이스용 표면-장착 팩키지 - Google Patents

연부-장착된 반도체 집적 회로 디바이스용 표면-장착 팩키지 Download PDF

Info

Publication number
KR890015396A
KR890015396A KR1019890003075A KR890003075A KR890015396A KR 890015396 A KR890015396 A KR 890015396A KR 1019890003075 A KR1019890003075 A KR 1019890003075A KR 890003075 A KR890003075 A KR 890003075A KR 890015396 A KR890015396 A KR 890015396A
Authority
KR
South Korea
Prior art keywords
package
edge
circuit board
printed circuit
leads
Prior art date
Application number
KR1019890003075A
Other languages
English (en)
Other versions
KR0127873B1 (ko
Inventor
에이.바우도인 다니엘
제이.러셀 어니스트
Original Assignee
엔.라이스 머레트
텍사스 인스트루먼츠 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엔.라이스 머레트, 텍사스 인스트루먼츠 인코포레이티드 filed Critical 엔.라이스 머레트
Publication of KR890015396A publication Critical patent/KR890015396A/ko
Application granted granted Critical
Publication of KR0127873B1 publication Critical patent/KR0127873B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • H01L23/49555Cross section geometry characterised by bent parts the bent parts being the outer leads
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/02Arrangements of circuit components or wiring on supporting structure
    • H05K7/12Resilient or clamping means for holding component to structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10439Position of a single component
    • H05K2201/10454Vertically mounted
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10568Integral adaptations of a component or an auxiliary PCB for mounting, e.g. integral spacer element
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10696Single-in-line [SIL] package
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/167Using mechanical means for positioning, alignment or registration, e.g. using rod-in-hole alignment
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

내용 없음

Description

연부 - 장착된 반도체 집적 회로 디바이스용 표면 - 장착 팩키지
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제 1 도는 본 발명에 따른 집적회로 디바이스용 팩키지의 부분 절단도. 제 2 도는 인쇄 회로(PC) 기판내에 장착된 제 1 도의 팩키지를 부분적으로 절취하여 도시한 부분 단면 정면도. 제 3 도는 PC 기판상에 장착된 제 1 도 및 제 2 도의 다수의 팩키지를 도시한 도면.

Claims (17)

  1. 납작한 연부 - 장착된 표면 - 장착 반도체 집적 회로 디바이스에 있어서, 최소한 한 연부를 따라 다수의 본딩 패트들을 갖고 있는 반도체칩을 밀봉하는 비교적 납작한 팩키지, 하우징의 최소한 한 연부로부터 연장되고, 본딩 패드에 전기적으로 접속되는 다수의 도전성 리드, 및 하우징의 최소한 한 연부로 부터 연장되고, 리드가 인쇄 회로 기판에 납땜될때 팩키지를 기계적으로 배치 및 지지하기 위해 인쇄 회로 기판내의 구멍내에 삽욉되도록 형성된 다수의 스터드를 포함하는 것을 특징으로 하는 디바이스.
  2. 제 1 항에 있어서, 팩키지가 칩 및 리드 주변에 성형된 플라스틱으로 구성되는 것을 특징으로 하는 디바이스.
  3. 제 1 항에 있어서, 리드들이 납작한 팩키지에 수직인 면을 제공하도록 구부러져 있는 것을 특징으로 하는 디바이스.
  4. 제 1 항에 있어서, 스터드들이 인쇄 회로 기판내로의 스터드의 연장을 제한하고, 팩키지의 연부와 인쇄 회로 기판사이에 선택된 간격을 제공하기 위해 형성된 정지부를 각각 갖고 있는 것을 특징으로 하는 디바이스.
  5. 제 1 항에 있어서, 스터드들이 비 - 도전성 물질로 구성되는 것을 특징으로 하는 디바이스.
  6. 제 5 항에 있어서, 리드들이 인쇄 회로 기판에 수직인 면을 제공하도록 구부러져 있고, 정지부와 정렬 되는 것을 특징으로 하는 디바이스.
  7. 제 6 항에 있어서, 팩키지 및 스터드가 성형된 플라스틱으로 구성되는 것을 특징으로 하는 디바이스.
  8. 제 1 항에 있어서, 팩키지가 얕은 세라믹 헤더이고, 칩이 이 헤더내의 리세스내에 장착되는 것을 특징으로 하는 디바이스.
  9. 반도체 디바이스의 제조시에 사용하기 위한 플라스틱 프레임 및 팩키지 결합물에 있어서, 반도체칩을 포함하는 납작한 플라스틱 팩키지, 팩키지를 둘러싸고 있지만 떨어져 있고, 팩키지와 일반적으로 동일면상에 있는 플라스틱 프레임, 팩키지의 한 연부로 부터 프레임의 한 측을 통해 연장되는 다수의 도전성 리드, 및 팩키지의 한 연부로 부터 연장되는 비 - 도전성 물질로 구성된 다수의 스터드를 포함하는 것을 특징으로 하는 디바이스.
  10. 제 9 항에 있어서, 스터드들이 스페이서를 제공하기 위해 상부에 형성된 정지부를 포함하는 것을 특징으로 하는 디바이스.
  11. 재10항에 있어서, 리드들이, 스터드의 정지부와 일반적으로 동일면상에 있는 납작한 외부면을 형성하기 위해 리드를 클립하고 리드를 구부리기에 충분한 거리만큼 팩키지의 한 연부와 프레임사이에 노출되는 것을 특징으로 하는 디바이스.
  12. 재11항에 있어서, 스터드들이, 리드의 납작한 외부면이 인쇄 회로 기판상의 도체에 납땜될 때 인쇄 회로 기판내의 구멍내에 삽입되기 위한 정지부의 외향부를 갖고 있는 것을 특징으로 하는 디바이스.
  13. 납작하고, 플라스틱 - 밀봉되며, 연부 - 장착된 표면 - 장착 반도체 집적 회로 디바이스등에 있어서, 최소한 한 연부를 따라 다수의 본딩 패드를 갖고 있는 반도체칩을 밀봉하는 비교적 납작한 플라스틱 팩키지, 팩키지의 초소한 한 연부로 부터 연장되고, 본딩 패드들중 한 패드에 각각 전기적으로 접속되는 다수의 도전성 리드, 및 팩키지의 최소한 한 연부로부터 연장되는 팩키지와 일체이고, 리드가 인쇄 회로기판에 납땜될 때 팩키지를 기계적으로 지지하기 위해 인쇄 회로 기판내의 구멍내에 삽입되도록 형성되는 다수의 비 - 도전성 플라스틱 스터드를 포함하는 것을 특징으로 하는 디바이스.
  14. 제13항에 있어서, 팩키지가, 리드가 연부로부터 연장되는 지점을 제외하고는 칩 및 리드를 기밀 밀봉시키기 위해 칩 및 리드 주변에 성형된 프라스틱으로 구성되는 것을 특징으로 하는 디바이스.
  15. 제14항에 있어서, 리드들이 납작한 팩키지에 수직인 평면을 제공하도록 형성되는 것을 특징으로 하는 디바이스.
  16. 제15항에 있어서, 스터드들이 원통형 단부 - 편을 갖고 있고, 인쇄 회로 기판내로의 스터드의 연장을 제한하고, 팩키지의 연부와 인쇄 회로 기판사이에 선택된 간격을 제공하기 위해 단부 - 편 내부에 형성된 정지부를 갖고 있는 것을 특징으로 하는 디바이스.
  17. 제16항에 있어서, 리드들이 인쇄 회로 기판에 수직인 평변을 제공하도록 구부러져 있고, 이 평면이 정지부와 정렬되는 것을 특징으로 하는 디바이스.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890003075A 1988-03-14 1989-03-13 연부-장착된 반도체 집적 회로 디바이스용 표면-장착 팩키지 KR0127873B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/168,049 US4975763A (en) 1988-03-14 1988-03-14 Edge-mounted, surface-mount package for semiconductor integrated circuit devices
US168,049 1988-03-14
US168049 1989-03-14

Publications (2)

Publication Number Publication Date
KR890015396A true KR890015396A (ko) 1989-10-30
KR0127873B1 KR0127873B1 (ko) 1998-04-04

Family

ID=22609883

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890003075A KR0127873B1 (ko) 1988-03-14 1989-03-13 연부-장착된 반도체 집적 회로 디바이스용 표면-장착 팩키지

Country Status (5)

Country Link
US (1) US4975763A (ko)
EP (1) EP0333374B1 (ko)
JP (1) JPH0221645A (ko)
KR (1) KR0127873B1 (ko)
DE (1) DE68928320T2 (ko)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5093807A (en) 1987-12-23 1992-03-03 Texas Instruments Incorporated Video frame storage system
US5587962A (en) * 1987-12-23 1996-12-24 Texas Instruments Incorporated Memory circuit accommodating both serial and random access including an alternate address buffer register
US5260601A (en) * 1988-03-14 1993-11-09 Texas Instruments Incorporated Edge-mounted, surface-mount package for semiconductor integrated circuit devices
JPH07111459B2 (ja) * 1988-05-12 1995-11-29 三菱電機株式会社 レーダー・トランポンダ
USRE36469E (en) * 1988-09-30 1999-12-28 Micron Technology, Inc. Packaging for semiconductor logic devices
US5138434A (en) * 1991-01-22 1992-08-11 Micron Technology, Inc. Packaging for semiconductor logic devices
US5640762A (en) 1988-09-30 1997-06-24 Micron Technology, Inc. Method and apparatus for manufacturing known good semiconductor die
US5200362A (en) * 1989-09-06 1993-04-06 Motorola, Inc. Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film
US4967262A (en) * 1989-11-06 1990-10-30 Micron Technology, Inc. Gull-wing zig-zag inline lead package having end-of-package anchoring pins
US5243703A (en) * 1990-04-18 1993-09-07 Rambus, Inc. Apparatus for synchronously generating clock signals in a data processing system
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5041903A (en) * 1990-06-11 1991-08-20 National Semiconductor Corp. Vertical semiconductor interconnection method and structure
JPH0770806B2 (ja) * 1990-08-22 1995-07-31 株式会社エーユーイー研究所 超音波溶着による電子回路およびその製造方法
DE4135007C2 (de) * 1990-10-25 1994-12-22 Cts Corp SMD-Bauelemente mit Maßnahmen gegen Lötbrückenbildung und Temperaturwechselbeanspruchung
EP0513743B1 (en) * 1991-05-17 1997-09-10 Fujitsu Limited Semiconductor package for surface mounting
US5831332A (en) * 1991-05-17 1998-11-03 Fujitsu Limited Semiconductor package for surface mounting
US6219908B1 (en) * 1991-06-04 2001-04-24 Micron Technology, Inc. Method and apparatus for manufacturing known good semiconductor die
JP2971637B2 (ja) 1991-06-17 1999-11-08 富士通株式会社 半導体装置
US5204287A (en) * 1991-06-28 1993-04-20 Texas Instruments Incorporated Integrated circuit device having improved post for surface-mount package
JP2575566B2 (ja) * 1992-01-24 1997-01-29 株式会社東芝 半導体装置
JP3035403B2 (ja) * 1992-03-09 2000-04-24 富士通株式会社 半導体装置
US5266833A (en) * 1992-03-30 1993-11-30 Capps David F Integrated circuit bus structure
JPH0661289A (ja) * 1992-08-07 1994-03-04 Mitsubishi Electric Corp 半導体パッケージ及びこれを用いた半導体モジュール
US5352851A (en) * 1992-09-08 1994-10-04 Texas Instruments Incorporated Edge-mounted, surface-mount integrated circuit device
KR950014123B1 (ko) * 1992-09-08 1995-11-21 삼성전자주식회사 반도체 패키지
US5313097A (en) * 1992-11-16 1994-05-17 International Business Machines, Corp. High density memory module
US5413970A (en) * 1993-10-08 1995-05-09 Texas Instruments Incorporated Process for manufacturing a semiconductor package having two rows of interdigitated leads
US5483024A (en) * 1993-10-08 1996-01-09 Texas Instruments Incorporated High density semiconductor package
JP2979930B2 (ja) * 1993-10-28 1999-11-22 富士電機株式会社 電力用半導体装置のパッケージ
US5619067A (en) * 1994-05-02 1997-04-08 Texas Instruments Incorporated Semiconductor device package side-by-side stacking and mounting system
JPH0864921A (ja) * 1994-05-12 1996-03-08 Texas Instr Inc <Ti> 表面実装形集積回路構造体
US5432678A (en) * 1994-05-12 1995-07-11 Texas Instruments Incorporated High power dissipation vertical mounted package for surface mount application
DE9415052U1 (de) * 1994-09-16 1994-11-03 Mannesmann Kienzle Gmbh Beschleunigungsgeber
JPH11505957A (ja) 1995-05-26 1999-05-25 ランバス・インコーポレーテッド 半導体チップ用のチップ・ソケット・アセンブリおよびチップ・ファイル・アセンブリ
US20020055285A1 (en) * 1999-12-20 2002-05-09 Rambus, Inc. Chip socket assembly and chip file assembly for semiconductor chips
US6198172B1 (en) 1997-02-20 2001-03-06 Micron Technology, Inc. Semiconductor chip package
US5763970A (en) * 1997-03-03 1998-06-09 Lexmark International, Inc. Encoder system with cover mounted encoder
US6234820B1 (en) 1997-07-21 2001-05-22 Rambus Inc. Method and apparatus for joining printed circuit boards
US6002589A (en) * 1997-07-21 1999-12-14 Rambus Inc. Integrated circuit package for coupling to a printed circuit board
DE19900803A1 (de) * 1999-01-12 2000-07-20 Siemens Ag Integrierter Schaltkreis
DE102005026233B4 (de) * 2005-06-07 2008-08-07 Tyco Electronics Ec Kft Elektrisches Leistungsmodul
US7338292B2 (en) * 2006-01-26 2008-03-04 Agilent Technologies, Inc. Board-to-board electronic interface using hemi-ellipsoidal surface features
US7690106B2 (en) * 2006-10-25 2010-04-06 Texas Instruments Incorporated Ceramic header method
EP2462616A1 (de) 2009-08-05 2012-06-13 Continental Teves AG & Co. oHG Sensoranordnung und chip mit zusätzlichen befestigungsbeinen
US8004080B2 (en) 2009-09-04 2011-08-23 Freescale Smeiconductor, Inc. Edge mounted integrated circuits with heat sink

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3546362A (en) * 1969-04-25 1970-12-08 Us Navy Electronic module
US3604836A (en) * 1969-09-08 1971-09-14 Sprague Electric Co Dip-coated electrical components
NL165906C (nl) * 1971-04-09 1981-05-15 Philips Nv Werkwijze voor het monteren van een aantal elektrische onderdelen op een montagepaneel, alsmede elektrisch on- derdeel geschikt voor het uitvoeren van de werkwijze.
US4063791A (en) * 1976-12-27 1977-12-20 Cutchaw John M Connector for leadless integrated circuit packages
DE2812768B2 (de) * 1978-03-23 1980-09-25 Stettner & Co, 8560 Lauf Elektrisches Bauelement mit Anschlußdrahten zum Einstecken in Bohrungen der Platte einer gedruckten Schaltung
US4293175A (en) * 1978-06-08 1981-10-06 Cutchaw John M Connector for integrated circuit packages
JPS5577159A (en) * 1978-12-06 1980-06-10 Matsushita Electric Works Ltd Electronic part
JPS5931217B2 (ja) * 1979-04-11 1984-07-31 富士通株式会社 マイクロ波集積回路用パッケ−ジ
JPS58219796A (ja) * 1982-06-15 1983-12-21 松下電器産業株式会社 導体層接続装置
EP0147039A3 (en) * 1983-12-13 1985-08-07 AMP INCORPORATED (a New Jersey corporation) Surface mount connector
JPS60153027A (ja) * 1984-01-20 1985-08-12 Hitachi Ltd 液晶表示装置
US4672421A (en) * 1984-04-02 1987-06-09 Motorola, Inc. Semiconductor packaging and method
JPS60210858A (ja) * 1984-04-04 1985-10-23 Matsushita Electric Ind Co Ltd フラツトパツケ−ジlsi
DE3512628A1 (de) * 1984-04-11 1985-10-17 Moran, Peter, Cork Packung fuer eine integrierte schaltung
JPS6151640A (ja) * 1984-08-20 1986-03-14 Sanyo Electric Co Ltd テ−プレコ−ダ
US4625260A (en) * 1984-08-24 1986-11-25 Thermalloy Incorporated Fasteners for surface mounting of printed circuit board components
US4616406A (en) * 1984-09-27 1986-10-14 Advanced Micro Devices, Inc. Process of making a semiconductor device having parallel leads directly connected perpendicular to integrated circuit layers therein
US4557998A (en) * 1985-01-02 1985-12-10 Eastman Kodak Company Colorless ligand-releasing monomers and polymers and their use to provide dyes with metal ions
US4673967A (en) * 1985-01-29 1987-06-16 Texas Instruments Incorporated Surface mounted system for leaded semiconductor devices
JPS61174656A (ja) * 1985-01-29 1986-08-06 Nec Corp 集積回路装置
US4644096A (en) * 1985-03-18 1987-02-17 Alpha Industries, Inc. Surface mounting package
JPS62104148A (ja) * 1985-10-31 1987-05-14 Mitsubishi Electric Corp 電子回路部品パツケ−ジ
US4750092A (en) * 1985-11-20 1988-06-07 Kollmorgen Technologies Corporation Interconnection package suitable for electronic devices and methods for producing same
JPS62163351A (ja) * 1986-01-13 1987-07-20 Toshiba Corp Icソケツト
JPH0777253B2 (ja) * 1986-03-20 1995-08-16 イビデン株式会社 半導体搭載用基板
DE3611346A1 (de) * 1986-04-04 1987-10-08 Bbc Brown Boveri & Cie Vorrichtung zur standmontage von halbleiter-bauelementen, insbesondere transistoren
US4730238A (en) * 1986-10-01 1988-03-08 Gould Inc. Double sided mounting module for surface mount integrated circuits
US4764846A (en) * 1987-01-05 1988-08-16 Irvine Sensors Corporation High density electronic package comprising stacked sub-modules
JPS63269551A (ja) * 1987-04-27 1988-11-07 Nec Corp 半導体装置封止用パツケ−ジ
US4768961A (en) * 1987-10-09 1988-09-06 Switchcraft, Inc. Jackfield with front removable jack modules having lamp assemblies

Also Published As

Publication number Publication date
EP0333374B1 (en) 1997-09-17
EP0333374A3 (en) 1991-01-16
JPH0221645A (ja) 1990-01-24
EP0333374A2 (en) 1989-09-20
DE68928320D1 (de) 1997-10-23
DE68928320T2 (de) 1998-01-29
US4975763A (en) 1990-12-04
KR0127873B1 (ko) 1998-04-04

Similar Documents

Publication Publication Date Title
KR890015396A (ko) 연부-장착된 반도체 집적 회로 디바이스용 표면-장착 팩키지
EP0001892B1 (en) Lead frame and package for establishing electrical connections to electronic components
US5275975A (en) Method of making a relatively flat semiconductor package having a semiconductor chip encapsulated in molded material
KR950030323A (ko) 반도체 장치와 반도체 장치의 생산방법 및 반도체 모듈
KR910013444A (ko) 전자장치 및 그 제조방법
KR970013236A (ko) 금속 회로 기판을 갖는 칩 스케일 패키지
KR830004676A (ko) 회로 패키지들의 제조방법
KR940012549A (ko) 반도체 펙케지
KR870003681A (ko) 리드(lead)를 갖는 전기부품
KR890013751A (ko) 반도체 장치
KR840009177A (ko) 집적회로모듈 및 그 제조방법
KR890001182A (ko) 외부 테이프 자동 접합(tab) 반도체 패키지
KR960005966A (ko) 반도체 장치와 그의 제조 및 실장방법
US4272140A (en) Arrangement for mounting dual-in-line packaged integrated circuits to thick/thin film circuits
KR910008824A (ko) 반도체소자패키지 및 반도체소자패키지 탑재배선회로기판
US5006962A (en) Apparatus for surface mounting an integrated circuit package
KR880005685A (ko) 혼성집적회로
KR900013603A (ko) 집적 회로용 고 신뢰성 플라스틱 팩키지
KR970024032A (ko) 인터페이스 조립체를 구비한 유에프비지에이(ufbga) 패키지
KR920020655A (ko) Ic 카드
JPH0888103A (ja) 面実装電子部品
KR850005150A (ko) 집적회로 메모리 칩용 플레트 팩키지
KR950030318A (ko) 기판 접속용 도체홀을 갖는 반도체 패키지
KR960005969A (ko) 반도체 패키지
KR930018706A (ko) 반도체 장치 및 그 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100930

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee