KR880014688A - 턴넬링 에미터 접속단자를 사용한 쌍극성 직접회로 전계효과 트랜지스터 - Google Patents

턴넬링 에미터 접속단자를 사용한 쌍극성 직접회로 전계효과 트랜지스터 Download PDF

Info

Publication number
KR880014688A
KR880014688A KR870004996A KR870004996A KR880014688A KR 880014688 A KR880014688 A KR 880014688A KR 870004996 A KR870004996 A KR 870004996A KR 870004996 A KR870004996 A KR 870004996A KR 880014688 A KR880014688 A KR 880014688A
Authority
KR
South Korea
Prior art keywords
integrated circuit
effect transistor
field effect
connection terminal
emitter connection
Prior art date
Application number
KR870004996A
Other languages
English (en)
Other versions
KR890004642B1 (ko
Inventor
허창우
Original Assignee
최근선
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 최근선, 주식회사 금성사 filed Critical 최근선
Priority to KR1019870004996A priority Critical patent/KR890004642B1/ko
Publication of KR880014688A publication Critical patent/KR880014688A/ko
Application granted granted Critical
Publication of KR890004642B1 publication Critical patent/KR890004642B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors having potential barriers
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/80Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bipolar Integrated Circuits (AREA)
  • Bipolar Transistors (AREA)

Abstract

내용 없음

Description

턴넬링 에미터 접속단자를 사용한 쌍극성 직접회로 전계효과 트랜지스터
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 구성을 보인 단면도, 제2도 (a)-(g)는 본 발명의 제조과정을 보인 단면도.

Claims (1)

  1. n형 에피텍셜층(2)위에 형성된 필드 산화물층(6)에 개구(7) (8)을 형성하고 개구(7)의 하부에 P+형 소오스 접속단자(5)를 형성하며, 양측개구(7) (8) 사이의 중간 산화물층(6a)에서 돌출부(6b)를 연장 형성하는 동시에 타측개구(8)의 저부에는 턴넬링 산화물(9)을 성장시키며, 에피텍셜층(2)이 형성된 n+형 기판(1)의 배면과 양측개구(7) (8)에 Al재 콜렉터 접속단자(12), 소오스 접속단자(10) 및 에미터 접속단자(11)를 각각 형성하여 구성함을 특징으로 하는 턴넬링 에미터 접속단자를 사용한 쌍극성 집적회로 전계효과 트랜지스터.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019870004996A 1987-05-20 1987-05-20 턴넬링 에미터 접속단자를 사용한 쌍극성 집적회로 전계효과 트랜지스터 KR890004642B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019870004996A KR890004642B1 (ko) 1987-05-20 1987-05-20 턴넬링 에미터 접속단자를 사용한 쌍극성 집적회로 전계효과 트랜지스터

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019870004996A KR890004642B1 (ko) 1987-05-20 1987-05-20 턴넬링 에미터 접속단자를 사용한 쌍극성 집적회로 전계효과 트랜지스터

Publications (2)

Publication Number Publication Date
KR880014688A true KR880014688A (ko) 1988-12-24
KR890004642B1 KR890004642B1 (ko) 1989-11-21

Family

ID=19261530

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019870004996A KR890004642B1 (ko) 1987-05-20 1987-05-20 턴넬링 에미터 접속단자를 사용한 쌍극성 집적회로 전계효과 트랜지스터

Country Status (1)

Country Link
KR (1) KR890004642B1 (ko)

Also Published As

Publication number Publication date
KR890004642B1 (ko) 1989-11-21

Similar Documents

Publication Publication Date Title
KR910007129A (ko) 입력보호회로를 구비한 반도체장치
KR880005688A (ko) 헤테로 접합형 바이폴러트랜지스터
KR880013255A (ko) 바이폴라트랜지스터
KR890017793A (ko) 반도체 장치
KR880014688A (ko) 턴넬링 에미터 접속단자를 사용한 쌍극성 직접회로 전계효과 트랜지스터
KR970067916A (ko) 접합누설이 적은 저 스트레스 광다이오드
EP0138563A3 (en) Lateral transistors
KR860001488A (ko) 바이폴러 트랜지스터와 iil이 있는 반도체 장치
KR910008850A (ko) 반도체 디바이스
KR880013256A (ko) 헤테로접합형 바이폴라트랜지스터 및 그 제조방법
KR850004355A (ko) 직열 접속 트랜지스터를 가진 반도체 집적회로
KR890007402A (ko) 반도체장치
SE8304013D0 (sv) Multipel transistor
KR840002584A (ko) 반도체 장치
JPS62130554A (ja) 半導体装置
KR900005615A (ko) 보톰콜렉터를 이용한 바이폴러 반도체소자 및 그 제조방법
KR970054352A (ko) 바이폴라 트랜지스터
JPS57126162A (en) Semiconductor device
JPS6435951A (en) Semiconductor device
KR880014689A (ko) 쌍극성 반전 채널 전계효과 트랜지스터(bicfet)
FR2269788A1 (en) Integrated semiconductor cct. for flip-flop - has two complementary transistors implanted in one zone of first conductivity
JPS6113955U (ja) 集積回路に組込まれるツエナ−ダイオ−ド
JPS6439054A (en) Semiconductor integrated circuit
GB2137411B (en) Integrated circuit arrangement
JPS5710961A (en) Semiconductor device and manufacture thereof

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19941227

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee