KR880004484A - 메모리 셀회로 - Google Patents

메모리 셀회로 Download PDF

Info

Publication number
KR880004484A
KR880004484A KR870010574A KR870010574A KR880004484A KR 880004484 A KR880004484 A KR 880004484A KR 870010574 A KR870010574 A KR 870010574A KR 870010574 A KR870010574 A KR 870010574A KR 880004484 A KR880004484 A KR 880004484A
Authority
KR
South Korea
Prior art keywords
memory cell
pair
cell circuit
gate
select line
Prior art date
Application number
KR870010574A
Other languages
English (en)
Inventor
미쯔오 소네다
Original Assignee
오오가 노리오
소니 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오오가 노리오, 소니 가부시끼 가이샤 filed Critical 오오가 노리오
Publication of KR880004484A publication Critical patent/KR880004484A/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)

Abstract

내용 없음

Description

메모리 셀회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명의 제1의 실시예에 설명하는 메모리셀회로의 구성을 나타내는 회로도.
제2도는 본 발명의 메모리셀회로의 다른 예의 구성을 나타내는 회로도.

Claims (1)

  1. 상호 게이트 드레인 접속된 트랜지스터 쌍과 판독 선택선에 게이트가 접속되어 상기 한쌍의 게이트 드레인 접속점과 한쌍의 비트선간에 각각 배설되는 제1및 제2의 억세스 트랜지스터를 가지는 메모리 셀회로에 있어서, 판독 선택선에 게이트가 접속되며, 상기 제1및 제2의 억세스 트랜지스터와 상기 트랜지스터쌍의 대응하는 게이트간에 각각 제3및 제4의 억세스 트랜지스터를 배설한 것을 특징으로 하는메모리셀회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR870010574A 1986-09-26 1987-09-24 메모리 셀회로 KR880004484A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP227447 1986-09-26
JP61227447A JPS6381694A (ja) 1986-09-26 1986-09-26 メモリセル回路

Publications (1)

Publication Number Publication Date
KR880004484A true KR880004484A (ko) 1988-06-04

Family

ID=16861013

Family Applications (1)

Application Number Title Priority Date Filing Date
KR870010574A KR880004484A (ko) 1986-09-26 1987-09-24 메모리 셀회로

Country Status (5)

Country Link
US (1) US4839863A (ko)
EP (1) EP0262850B1 (ko)
JP (1) JPS6381694A (ko)
KR (1) KR880004484A (ko)
DE (1) DE3775508D1 (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5020028A (en) * 1989-08-07 1991-05-28 Standard Microsystems Corporation Four transistor static RAM cell
US5814895A (en) * 1995-12-22 1998-09-29 Sony Corporation Static random access memory having transistor elements formed on side walls of a trench in a semiconductor substrate
US7088606B2 (en) * 2004-03-10 2006-08-08 Altera Corporation Dynamic RAM storage techniques
US7506643B2 (en) 2006-06-30 2009-03-24 Larry Holmberg Crossbow device mount
JP2008153479A (ja) * 2006-12-19 2008-07-03 Rohm Co Ltd 強誘電体電界効果トランジスタを備える半導体装置及びこれを用いた半導体集積回路装置
US8634230B2 (en) * 2011-01-28 2014-01-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for driving the same

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4095281A (en) * 1976-03-04 1978-06-13 Rca Corporation Random access-erasable read only memory cell
JPS58147886A (ja) * 1982-02-26 1983-09-02 Mitsubishi Electric Corp ＧａＡｓ半導体記憶回路

Also Published As

Publication number Publication date
DE3775508D1 (de) 1992-02-06
EP0262850A3 (en) 1989-05-17
US4839863A (en) 1989-06-13
EP0262850A2 (en) 1988-04-06
JPS6381694A (ja) 1988-04-12
EP0262850B1 (en) 1991-12-27

Similar Documents

Publication Publication Date Title
KR850005160A (ko) 적층형 반도체 기억장치
KR890002890A (ko) 부정방지장치로 이루어진 메모리를 가진 집적회로
KR880011809A (ko) 불휘발성 반도체기억장치
KR870007509A (ko) 집적회로에서의 버퍼회로
KR900002558A (ko) 출력회로
KR910017636A (ko) 반도체 기억장치
KR870008320A (ko) 상이형 메모리셀로 구성되는 반도체 메모리장치
KR900002457A (ko) 출력버퍼회로
KR870010549A (ko) 반도체 기억장치
KR870002593A (ko) 불휘발성 반도체 기억장치
KR920001533A (ko) 반도체 집적회로
KR870002589A (ko) 센스증폭기와 프로그래밍회로 각각에 독립으로 칼럼 트랜스퍼 게이트 트랜지스터 그롤을 갖게한 반도체 기억장치
KR880004484A (ko) 메모리 셀회로
KR920010903A (ko) 스태틱 랜덤 액세스 메모리용 셀
KR900019041A (ko) 반도체 메모리
KR920022301A (ko) 반도체 기억장치
KR910006994A (ko) 센스 앰프회로
KR920010648A (ko) 불휘발성 반도체 메모리
KR910014942A (ko) 출력회로
KR870007511A (ko) 데이타 판독회로
KR910016005A (ko) 반도체 집적회로
KR960005606A (ko) 부하 박막 트랜지스터를 갖는 에스램 장치
KR910003815A (ko) 불휘발성 반도체 메모리장치
KR900005442A (ko) 반도체 기억장치
SE8009001L (sv) Halvledaranordning for uppfriskning av minnescell

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid