KR840006562A - 반도체 장치 - Google Patents

반도체 장치 Download PDF

Info

Publication number
KR840006562A
KR840006562A KR1019830004745A KR830004745A KR840006562A KR 840006562 A KR840006562 A KR 840006562A KR 1019830004745 A KR1019830004745 A KR 1019830004745A KR 830004745 A KR830004745 A KR 830004745A KR 840006562 A KR840006562 A KR 840006562A
Authority
KR
South Korea
Prior art keywords
film
mos transistor
gate electrode
tungsten
tungsten film
Prior art date
Application number
KR1019830004745A
Other languages
English (en)
Inventor
노브요시 고바야시
Original Assignee
미쓰다 가쓰시게
가부시기가이샤 히다찌세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미쓰다 가쓰시게, 가부시기가이샤 히다찌세이사꾸쇼 filed Critical 미쓰다 가쓰시게
Publication of KR840006562A publication Critical patent/KR840006562A/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/02129Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291Oxides or nitrides or carbides, e.g. ceramics, glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02422Non-crystalline insulating materials, e.g. glass, polymers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/298Semiconductor material, e.g. amorphous silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3171Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53257Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/495Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

내용 없음

Description

반도체 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도와 제2도는 본 발명의 실시예를 설명하기 위한 공정도.

Claims (7)

  1. 반도체 기판 위에 형성된 절연막 위에 적층하여 형성된, 바라는 형상을 가진 텅스텐 막과 포스포 실리게이트 유리(phosphosilicate glass)막의 적층막으로 된 전극과 또는 배선을 구비한 반도체장치.
  2. 특허 청구 범위 제1항에 있어서, 상기 포스포 실리게이트 유리막의 P농도는 대락 1.2∼14mol%, 바람직하게는 1.5∼12mol%이다.
  3. 특허 청구 범위 제2항에 있어서, 상기 포스포 실리게이트 유리막의 막의 두께는 대락 20∼100mm이다.
  4. 특허 청구 범위 제1항에 있어서, 상기텅스텐막의 막의 두께는 대락 100mm∼1000mm이다.
  5. 특허 청구 범위 제1항에 있어서, 상기 텅스텐막은 MOS트랜지스터의 게이트 전극이다.
  6. 특허 청구 범위 제2항에 있어서, 상기 텅스텐 막은 MOS트랜지스터의 게이트 전극이다.
  7. 특허 청구 범위 제3항에 있어서, 상기 텅스텐막은 MOS트랜지스터의 게이트 전극이다.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019830004745A 1982-10-08 1983-10-06 반도체 장치 KR840006562A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP57176129A JPS5966165A (ja) 1982-10-08 1982-10-08 電極配線およびその製造方法
JP176129 1982-10-08

Publications (1)

Publication Number Publication Date
KR840006562A true KR840006562A (ko) 1984-11-30

Family

ID=16008167

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019830004745A KR840006562A (ko) 1982-10-08 1983-10-06 반도체 장치

Country Status (4)

Country Link
EP (1) EP0108251A3 (ko)
JP (1) JPS5966165A (ko)
KR (1) KR840006562A (ko)
CA (1) CA1204222A (ko)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01109770A (ja) * 1987-10-22 1989-04-26 Mitsubishi Electric Corp 半導体装置の製造方法
NL9100094A (nl) * 1991-01-21 1992-08-17 Koninkl Philips Electronics Nv Halfgeleiderinrichting en werkwijze ter vervaardiging van een dergelijke halfgeleiderinrichting.
JP3171764B2 (ja) * 1994-12-19 2001-06-04 シャープ株式会社 半導体装置の製造方法
US9234979B2 (en) 2009-12-08 2016-01-12 Magna Closures Inc. Wide activation angle pinch sensor section

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55132055A (en) * 1979-03-30 1980-10-14 Nec Corp Mos integrated circuit
DE3069973D1 (en) * 1979-08-25 1985-02-28 Zaidan Hojin Handotai Kenkyu Insulated-gate field-effect transistor

Also Published As

Publication number Publication date
CA1204222A (en) 1986-05-06
EP0108251A3 (en) 1986-08-06
EP0108251A2 (en) 1984-05-16
JPS5966165A (ja) 1984-04-14

Similar Documents

Publication Publication Date Title
KR850005160A (ko) 적층형 반도체 기억장치
KR850005163A (ko) 전계효과형 트랜지스터의 제조방법
KR890004444A (ko) Mos트랜지스터
KR840006562A (ko) 반도체 장치
KR910007159A (ko) Mos형 반도체장치
KR920008967A (ko) 반도체장치
KR850005162A (ko) 전계효과형 트랜지스터
KR880009426A (ko) 반도체 메모리장치 및 그 제조방법
JPS53109487A (en) Manufacture for semiconductor device
KR910010633A (ko) 반도체장치의 제조방법
KR900005561A (ko) 반도체장치
KR910010742A (ko) 반도체 집적회로장치
KR890001171A (ko) 반도체 장치의 폴리사이드 구조
KR960019576A (ko) 롬(rom)의 게이트절연막 형성방법
KR900004037A (ko) 고압 반도체 장치와 그 제조방법
KR960002491A (ko) 반도체 소자 전도막의 이온침투방지방법
KR910019254A (ko) 반도체장치 및 그 제조방법
KR910008788A (ko) 커패시터 스토리지 노드의 자동 정렬 접촉방법
KR910005479A (ko) 다층 폴리게이트를 이용한 nmos 트랜지스터 제조방법
KR900015350A (ko) 비정질 규소 박막 트랜지스터
KR930005240A (ko) 박막 트랜지스터의 구조
KR930005262A (ko) Eeprom셀
KR910017664A (ko) 바이폴라 트랜지스터 제조방법
KR920003544A (ko) 복수개의 게이트 절연층을 갖는 박막트랜지스터
KR890010956A (ko) 게이트 산화막을 이용한 양극성 캐패시터의 제조방법

Legal Events

Date Code Title Description
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid