KR20170115448A - 반도체 장치 및 액체 토출 헤드용 기판 - Google Patents
반도체 장치 및 액체 토출 헤드용 기판 Download PDFInfo
- Publication number
- KR20170115448A KR20170115448A KR1020170044588A KR20170044588A KR20170115448A KR 20170115448 A KR20170115448 A KR 20170115448A KR 1020170044588 A KR1020170044588 A KR 1020170044588A KR 20170044588 A KR20170044588 A KR 20170044588A KR 20170115448 A KR20170115448 A KR 20170115448A
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- terminal
- main terminal
- main
- control terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/14—Structure thereof only for on-demand ink jet heads
-
- H01L27/0266—
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/015—Ink jet characterised by the jet generation process
- B41J2/04—Ink jet characterised by the jet generation process generating single droplets or particles on demand
- B41J2/045—Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
- B41J2/04501—Control methods or devices therefor, e.g. driver circuits, control circuits
- B41J2/04511—Control methods or devices therefor, e.g. driver circuits, control circuits for electrostatic discharge protection
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/811—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D48/00—Individual devices not covered by groups H10D1/00 - H10D44/00
- H10D48/30—Devices controlled by electric currents or voltages
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/015—Ink jet characterised by the jet generation process
- B41J2/04—Ink jet characterised by the jet generation process generating single droplets or particles on demand
- B41J2/045—Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
- B41J2/04501—Control methods or devices therefor, e.g. driver circuits, control circuits
- B41J2/04541—Specific driving circuit
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/015—Ink jet characterised by the jet generation process
- B41J2/04—Ink jet characterised by the jet generation process generating single droplets or particles on demand
- B41J2/045—Ink jet characterised by the jet generation process generating single droplets or particles on demand by pressure, e.g. electromechanical transducers
- B41J2/04501—Control methods or devices therefor, e.g. driver circuits, control circuits
- B41J2/0458—Control methods or devices therefor, e.g. driver circuits, control circuits controlling heads based on heating elements forming bubbles
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
- B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
- B41J2/01—Ink jet
- B41J2/135—Nozzles
- B41J2/14—Structure thereof only for on-demand ink jet heads
- B41J2/14016—Structure of bubble jet print heads
- B41J2/14072—Electrical connections, e.g. details on electrodes, connecting the chip to the outside...
-
- H01L21/8234—
-
- H01L27/0296—
-
- H01L27/088—
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
- H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
- H02H9/045—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/811—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements
- H10D89/817—FETs in a Darlington configuration
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/811—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements
- H10D89/819—Bias arrangements for gate electrodes of FETs, e.g. RC networks or voltage partitioning circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/911—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using passive elements as protective elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/921—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs characterised by the configuration of the interconnections connecting the protective arrangements, e.g. ESD buses
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/931—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs characterised by the dispositions of the protective arrangements
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
- B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
- B41J2202/00—Embodiments of or processes related to ink-jet or thermal heads
- B41J2202/01—Embodiments of or processes related to ink-jet heads
- B41J2202/13—Heads having an integrated circuit
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/65—Lateral DMOS [LDMOS] FETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Particle Formation And Scattering Control In Inkjet Printers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPJP-P-2016-077579 | 2016-04-07 | ||
| JP2016077579A JP6664261B2 (ja) | 2016-04-07 | 2016-04-07 | 半導体装置及び液体吐出ヘッド用基板 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20170115448A true KR20170115448A (ko) | 2017-10-17 |
Family
ID=58448357
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020170044588A Ceased KR20170115448A (ko) | 2016-04-07 | 2017-04-06 | 반도체 장치 및 액체 토출 헤드용 기판 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US10040283B2 (https=) |
| EP (1) | EP3229271B1 (https=) |
| JP (1) | JP6664261B2 (https=) |
| KR (1) | KR20170115448A (https=) |
| CN (1) | CN107275326B (https=) |
| RU (1) | RU2679650C2 (https=) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102227666B1 (ko) * | 2017-05-31 | 2021-03-12 | 주식회사 키 파운드리 | 고전압 반도체 소자 |
| JP6971877B2 (ja) * | 2018-02-20 | 2021-11-24 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| TWI654733B (zh) * | 2018-06-04 | 2019-03-21 | 茂達電子股份有限公司 | 靜電放電保護電路 |
| JP7614892B2 (ja) * | 2021-03-11 | 2025-01-16 | キヤノン株式会社 | 半導体装置、液体吐出ヘッドおよび液体吐出装置 |
| CN115871338B (zh) * | 2021-09-30 | 2026-03-13 | 群创光电股份有限公司 | 具有记忆单元的加热器装置及其操作方法 |
| CN119028943B (zh) * | 2023-05-18 | 2025-10-03 | 长鑫存储技术有限公司 | 反熔丝结构、反熔丝阵列及其操作方法、存储器 |
| CN117594592A (zh) * | 2023-12-20 | 2024-02-23 | 芯联先锋集成电路制造(绍兴)有限公司 | 一种半导体集成芯片及其制作方法 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2638571B2 (ja) * | 1995-06-22 | 1997-08-06 | 日本電気株式会社 | 半導体装置の入力保護装置 |
| EP0851552A1 (en) | 1996-12-31 | 1998-07-01 | STMicroelectronics S.r.l. | Protection ciruit for an electric supply line in a semiconductor integrated device |
| JPH1165088A (ja) | 1997-08-19 | 1999-03-05 | Canon Inc | デバイス製造用の基板 |
| US7910950B1 (en) * | 2006-04-13 | 2011-03-22 | National Semiconductor Corporation | High voltage ESD LDMOS-SCR with gate reference voltage |
| JP2008130994A (ja) * | 2006-11-24 | 2008-06-05 | Toshiba Corp | 静電保護回路 |
| CN101689545B (zh) * | 2007-06-21 | 2012-07-04 | Nxp股份有限公司 | Esd保护电路 |
| JP2009071261A (ja) * | 2007-08-20 | 2009-04-02 | Toshiba Corp | 半導体装置 |
| DE102008001368A1 (de) * | 2008-04-24 | 2009-10-29 | Robert Bosch Gmbh | Flächenoptimierte ESD-Schutzschaltung |
| KR20100041096A (ko) * | 2008-10-13 | 2010-04-22 | 주식회사 동부하이텍 | 반도체 메모리 제조 방법 |
| US20100232081A1 (en) | 2009-03-12 | 2010-09-16 | Advanced Analogic Technologies, Inc. | Method and Apparatus for Over-voltage Protection With Breakdown-Voltage Tracking Sense Element |
| JP5981815B2 (ja) | 2012-09-18 | 2016-08-31 | キヤノン株式会社 | 記録ヘッド用基板及び記録装置 |
| JP6077836B2 (ja) | 2012-11-20 | 2017-02-08 | キヤノン株式会社 | 半導体装置、液体吐出ヘッド、液体吐出カートリッジ及び液体吐出装置 |
| US9608107B2 (en) * | 2014-02-27 | 2017-03-28 | Vanguard International Semiconductor Corporation | Method and apparatus for MOS device with doped region |
| JP6450169B2 (ja) | 2014-04-02 | 2019-01-09 | キヤノン株式会社 | 半導体装置、液体吐出ヘッド、液体吐出カードリッジ及び液体吐出装置 |
-
2016
- 2016-04-07 JP JP2016077579A patent/JP6664261B2/ja active Active
-
2017
- 2017-03-16 US US15/460,408 patent/US10040283B2/en active Active
- 2017-03-24 EP EP17162692.2A patent/EP3229271B1/en active Active
- 2017-04-06 KR KR1020170044588A patent/KR20170115448A/ko not_active Ceased
- 2017-04-06 RU RU2017111580A patent/RU2679650C2/ru active
- 2017-04-07 CN CN201710222193.9A patent/CN107275326B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| BR102017006334A2 (pt) | 2017-10-10 |
| RU2017111580A3 (https=) | 2018-10-08 |
| JP6664261B2 (ja) | 2020-03-13 |
| EP3229271B1 (en) | 2022-05-11 |
| JP2017188606A (ja) | 2017-10-12 |
| CN107275326B (zh) | 2022-02-11 |
| US10040283B2 (en) | 2018-08-07 |
| RU2679650C2 (ru) | 2019-02-12 |
| US20170291415A1 (en) | 2017-10-12 |
| CN107275326A (zh) | 2017-10-20 |
| EP3229271A1 (en) | 2017-10-11 |
| RU2017111580A (ru) | 2018-10-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107275326B (zh) | 半导体装置和液体排出头基板 | |
| EP2057682B1 (en) | N-channel esd clamp with improved performance | |
| EP0724295A1 (en) | SOI-type semiconductor device with variable threshold voltages | |
| CN108475662A (zh) | 半导体集成电路及其控制方法 | |
| JPH0897362A (ja) | 半導体集積回路の電源保護回路 | |
| CN1326243C (zh) | 半导体器件 | |
| JPS641067B2 (https=) | ||
| US8183637B2 (en) | Semiconductor device | |
| US20030043517A1 (en) | Electro-static discharge protecting circuit | |
| US8519451B2 (en) | Semiconductor device | |
| KR19980024056A (ko) | 반도체 집적 회로장치 | |
| CN101236965B (zh) | 半导体集成电路装置 | |
| JPH0818009A (ja) | 半導体装置 | |
| US7733618B2 (en) | Electrostatic discharge device | |
| JP3025373B2 (ja) | 半導体集積回路 | |
| JP3431127B2 (ja) | 電子装置および電子スイッチ装置 | |
| JP2650276B2 (ja) | 半導体集積回路装置 | |
| KR101279186B1 (ko) | 반도체 장치 | |
| US12401193B2 (en) | Semiconductor device | |
| BR102017006334B1 (pt) | Dispositivo semicondutor e substrato para cabeça de descarga de líquido | |
| JPH0818015A (ja) | 半導体装置 | |
| JP2004296680A (ja) | 半導体装置、静電気保護回路及び半導体装置の製造方法 | |
| JP2003338555A (ja) | 電子スイッチ装置及びその製造方法 | |
| JPS6048913B2 (ja) | 絶縁ゲ−ト型電界効果半導体装置 | |
| JPH0474896B2 (https=) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20170406 |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20181005 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 20170406 Comment text: Patent Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20191128 Patent event code: PE09021S01D |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
Patent event date: 20200521 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 20191128 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |