KR20010082216A - 유전체 재료 플라즈마 에칭 방법 - Google Patents

유전체 재료 플라즈마 에칭 방법 Download PDF

Info

Publication number
KR20010082216A
KR20010082216A KR1020017004035A KR20017004035A KR20010082216A KR 20010082216 A KR20010082216 A KR 20010082216A KR 1020017004035 A KR1020017004035 A KR 1020017004035A KR 20017004035 A KR20017004035 A KR 20017004035A KR 20010082216 A KR20010082216 A KR 20010082216A
Authority
KR
South Korea
Prior art keywords
etching
layer
openings
reactor
etch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020017004035A
Other languages
English (en)
Korean (ko)
Inventor
쥬헬렌
린드퀴스트로저에프.
Original Assignee
리차드 에이치. 로브그렌
램 리서치 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 리차드 에이치. 로브그렌, 램 리서치 코포레이션 filed Critical 리차드 에이치. 로브그렌
Publication of KR20010082216A publication Critical patent/KR20010082216A/ko
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Physical Or Chemical Processes And Apparatus (AREA)
KR1020017004035A 1998-09-30 1999-09-24 유전체 재료 플라즈마 에칭 방법 Ceased KR20010082216A (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/163,301 US6297163B1 (en) 1998-09-30 1998-09-30 Method of plasma etching dielectric materials
US09/163,301 1998-09-30
PCT/US1999/020888 WO2000019506A1 (en) 1998-09-30 1999-09-24 Method of plasma etching dielectric materials

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR1020077000756A Division KR20070020325A (ko) 1998-09-30 1999-09-24 유전체 재료 플라즈마 에칭 방법

Publications (1)

Publication Number Publication Date
KR20010082216A true KR20010082216A (ko) 2001-08-29

Family

ID=22589392

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020017004035A Ceased KR20010082216A (ko) 1998-09-30 1999-09-24 유전체 재료 플라즈마 에칭 방법

Country Status (7)

Country Link
US (1) US6297163B1 (enExample)
EP (1) EP1121714A1 (enExample)
JP (1) JP4499289B2 (enExample)
KR (1) KR20010082216A (enExample)
AU (1) AU6246399A (enExample)
TW (1) TW584672B (enExample)
WO (1) WO2000019506A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100434312B1 (ko) * 2000-12-21 2004-06-05 주식회사 하이닉스반도체 반도체 소자의 콘택홀 형성 방법

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6518591B1 (en) * 1998-12-02 2003-02-11 Cypress Semiconductor Corporation Contact monitor, method of forming same and method of analizing contact-, via- and/or trench-forming processes in an integrated circuit
TW434816B (en) * 1998-12-28 2001-05-16 Asahi Chemical Micro Syst Method for forming contact hole
US6797189B2 (en) 1999-03-25 2004-09-28 Hoiman (Raymond) Hung Enhancement of silicon oxide etch rate and nitride selectivity using hexafluorobutadiene or other heavy perfluorocarbon
US6251770B1 (en) * 1999-06-30 2001-06-26 Lam Research Corp. Dual-damascene dielectric structures and methods for making the same
US6749763B1 (en) * 1999-08-02 2004-06-15 Matsushita Electric Industrial Co., Ltd. Plasma processing method
US20050158666A1 (en) * 1999-10-15 2005-07-21 Taiwan Semiconductor Manufacturing Company, Ltd. Lateral etch inhibited multiple etch method for etching material etchable with oxygen containing plasma
JP3586605B2 (ja) * 1999-12-21 2004-11-10 Necエレクトロニクス株式会社 シリコン窒化膜のエッチング方法及び半導体装置の製造方法
US6432318B1 (en) * 2000-02-17 2002-08-13 Applied Materials, Inc. Dielectric etch process reducing striations and maintaining critical dimensions
US7931820B2 (en) * 2000-09-07 2011-04-26 Daikin Industries, Ltd. Dry etching gas and method for dry etching
KR100379976B1 (ko) * 2000-11-27 2003-04-16 삼성전자주식회사 실리콘 산화물 식각용 가스 조성물 및 이를 사용한 실리콘산화물의 식각 방법
CN1249788C (zh) * 2000-12-21 2006-04-05 东京毅力科创株式会社 绝缘膜的蚀刻方法
US6740593B2 (en) * 2002-01-25 2004-05-25 Micron Technology, Inc. Semiconductor processing methods utilizing low concentrations of reactive etching components
US6593232B1 (en) 2002-07-05 2003-07-15 Taiwan Semiconductor Manufacturing Co., Ltd Plasma etch method with enhanced endpoint detection
US6838012B2 (en) 2002-10-31 2005-01-04 Lam Research Corporation Methods for etching dielectric materials
US7083903B2 (en) * 2003-06-17 2006-08-01 Lam Research Corporation Methods of etching photoresist on substrates
US6949469B1 (en) 2003-12-16 2005-09-27 Lam Research Corporation Methods and apparatus for the optimization of photo resist etching in a plasma processing system
US7504340B1 (en) * 2004-06-14 2009-03-17 National Semiconductor Corporation System and method for providing contact etch selectivity using RIE lag dependence on contact aspect ratio
US20070287301A1 (en) 2006-03-31 2007-12-13 Huiwen Xu Method to minimize wet etch undercuts and provide pore sealing of extreme low k (k<2.5) dielectrics
TWI424498B (zh) * 2006-03-31 2014-01-21 Applied Materials Inc 用以改良介電薄膜之階梯覆蓋與圖案負載的方法
DE112007002810T5 (de) * 2007-01-05 2009-11-12 Nxp B.V. Ätzverfahren mit verbesserter Kontrolle der kritischen Ausdehnung eines Strukturelements an der Unterseite dicker Schichten
US7985681B2 (en) * 2007-06-22 2011-07-26 Micron Technology, Inc. Method for selectively forming symmetrical or asymmetrical features using a symmetrical photomask during fabrication of a semiconductor device and electronic systems including the semiconductor device
US8603363B1 (en) * 2012-06-20 2013-12-10 Praxair Technology, Inc. Compositions for extending ion source life and improving ion source performance during carbon implantation
JP2014007270A (ja) * 2012-06-25 2014-01-16 Tokyo Electron Ltd エッチング方法及びエッチング装置
CN103824767B (zh) * 2012-11-16 2017-05-17 中微半导体设备(上海)有限公司 一种深硅通孔的刻蚀方法
JP6557642B2 (ja) * 2016-09-05 2019-08-07 株式会社日立ハイテクノロジーズ プラズマ処理装置およびプラズマ処理方法

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5013400A (en) 1990-01-30 1991-05-07 General Signal Corporation Dry etch process for forming champagne profiles, and dry etch apparatus
US5021121A (en) 1990-02-16 1991-06-04 Applied Materials, Inc. Process for RIE etching silicon dioxide
US5013398A (en) 1990-05-29 1991-05-07 Micron Technology, Inc. Anisotropic etch method for a sandwich structure
US5022958A (en) 1990-06-27 1991-06-11 At&T Bell Laboratories Method of etching for integrated circuits with planarized dielectric
US6171974B1 (en) * 1991-06-27 2001-01-09 Applied Materials, Inc. High selectivity oxide etch process for integrated circuit structures
US6238588B1 (en) * 1991-06-27 2001-05-29 Applied Materials, Inc. High pressure high non-reactive diluent gas content high plasma ion density plasma oxide etch process
US5269879A (en) 1991-10-16 1993-12-14 Lam Research Corporation Method of etching vias without sputtering of underlying electrically conductive layer
JPH06188229A (ja) * 1992-12-16 1994-07-08 Tokyo Electron Yamanashi Kk エッチングの後処理方法
JP3271359B2 (ja) * 1993-02-25 2002-04-02 ソニー株式会社 ドライエッチング方法
JP3252518B2 (ja) * 1993-03-19 2002-02-04 ソニー株式会社 ドライエッチング方法
US5770098A (en) 1993-03-19 1998-06-23 Tokyo Electron Kabushiki Kaisha Etching process
KR100264445B1 (ko) 1993-10-04 2000-11-01 히가시 데쓰로 플라즈마처리장치
JPH07161702A (ja) 1993-10-29 1995-06-23 Applied Materials Inc 酸化物のプラズマエッチング方法
US5736457A (en) 1994-12-09 1998-04-07 Sematech Method of making a damascene metallization
JP3778299B2 (ja) 1995-02-07 2006-05-24 東京エレクトロン株式会社 プラズマエッチング方法
US5626716A (en) 1995-09-29 1997-05-06 Lam Research Corporation Plasma etching of semiconductors
US5843847A (en) * 1996-04-29 1998-12-01 Applied Materials, Inc. Method for etching dielectric layers with high selectivity and low microloading
JP3319285B2 (ja) * 1996-06-05 2002-08-26 株式会社日立製作所 プラズマ処理装置及びプラズマ処理方法
JP3862035B2 (ja) * 1996-07-17 2006-12-27 ソニー株式会社 半導体装置およびその製造方法
JP3997494B2 (ja) * 1996-09-17 2007-10-24 ソニー株式会社 半導体装置
EP0945896B1 (en) * 1996-10-11 2005-08-10 Tokyo Electron Limited Plasma etching method
JP3713869B2 (ja) * 1997-02-17 2005-11-09 ソニー株式会社 半導体装置の製造方法
US5972235A (en) * 1997-02-28 1999-10-26 Candescent Technologies Corporation Plasma etching using polycarbonate mask and low pressure-high density plasma
US5780338A (en) 1997-04-11 1998-07-14 Vanguard International Semiconductor Corporation Method for manufacturing crown-shaped capacitors for dynamic random access memory integrated circuits
GB9712019D0 (en) * 1997-06-09 1997-08-06 Northern Telecom Ltd Eye measurement of optical sampling
US6051504A (en) 1997-08-15 2000-04-18 International Business Machines Corporation Anisotropic and selective nitride etch process for high aspect ratio features in high density plasma

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100434312B1 (ko) * 2000-12-21 2004-06-05 주식회사 하이닉스반도체 반도체 소자의 콘택홀 형성 방법

Also Published As

Publication number Publication date
JP2002526919A (ja) 2002-08-20
WO2000019506A1 (en) 2000-04-06
TW584672B (en) 2004-04-21
JP4499289B2 (ja) 2010-07-07
WO2000019506A9 (en) 2000-08-31
AU6246399A (en) 2000-04-17
US6297163B1 (en) 2001-10-02
EP1121714A1 (en) 2001-08-08

Similar Documents

Publication Publication Date Title
KR20010082216A (ko) 유전체 재료 플라즈마 에칭 방법
US6670278B2 (en) Method of plasma etching of silicon carbide
US6962879B2 (en) Method of plasma etching silicon nitride
US6617257B2 (en) Method of plasma etching organic antireflective coating
US7166535B2 (en) Plasma etching of silicon carbide
KR100628932B1 (ko) 불화탄소 가스를 사용하는 이산화 실리콘막의 에칭방법
US6630407B2 (en) Plasma etching of organic antireflective coating
WO2002080230A2 (en) Method of plasma etching low-k organosilicate materials
US6746961B2 (en) Plasma etching of dielectric layer with etch profile control
US20020142610A1 (en) Plasma etching of dielectric layer with selectivity to stop layer
US6136722A (en) Plasma etching method for forming hole in masked silicon dioxide
KR20010042983A (ko) 고 종횡비 개구를 형성하는 방법
US7273566B2 (en) Gas compositions
WO2000039846A1 (en) Method of etching silicon dioxide using hydrogen-containing additive gases in fluorocarbon gas chemistry
KR100702729B1 (ko) 유도-연결된 플라즈마 공정 시스템에서 고애스펙트비의미세 접점 에칭 공정
US5908320A (en) High selectivity BPSG:TiSi2 contact etch process
KR20070020325A (ko) 유전체 재료 플라즈마 에칭 방법
WO2025165448A1 (en) Method for etching a pattern in a layer of a substrate

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20010329

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20040918

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20060331

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20061114

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20060331

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

Patent event date: 20061212

Comment text: Request for Trial against Decision on Refusal

Patent event code: PJ02012R01D

Patent event date: 20061114

Comment text: Decision to Refuse Application

Patent event code: PJ02011S01I

Appeal kind category: Appeal against decision to decline refusal

Decision date: 20070730

Appeal identifier: 2006101010844

Request date: 20061212

A107 Divisional application of patent
PA0104 Divisional application for international application

Comment text: Divisional Application for International Patent

Patent event code: PA01041R01D

Patent event date: 20070111

J301 Trial decision

Free format text: TRIAL DECISION FOR APPEAL AGAINST DECISION TO DECLINE REFUSAL REQUESTED 20061212

Effective date: 20070730

PJ1301 Trial decision

Patent event code: PJ13011S01D

Patent event date: 20070730

Comment text: Trial Decision on Objection to Decision on Refusal

Appeal kind category: Appeal against decision to decline refusal

Request date: 20061212

Decision date: 20070730

Appeal identifier: 2006101010844