KR102071304B1 - 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전 - Google Patents

초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전 Download PDF

Info

Publication number
KR102071304B1
KR102071304B1 KR1020167000402A KR20167000402A KR102071304B1 KR 102071304 B1 KR102071304 B1 KR 102071304B1 KR 1020167000402 A KR1020167000402 A KR 1020167000402A KR 20167000402 A KR20167000402 A KR 20167000402A KR 102071304 B1 KR102071304 B1 KR 102071304B1
Authority
KR
South Korea
Prior art keywords
single crystal
crystal silicon
concentration
silicon wafer
type single
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020167000402A
Other languages
English (en)
Korean (ko)
Other versions
KR20160019495A (ko
Inventor
로버트 제이. 팔스터
블라디미르 브이. 보론코브
Original Assignee
글로벌웨이퍼스 씨오., 엘티디.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 글로벌웨이퍼스 씨오., 엘티디. filed Critical 글로벌웨이퍼스 씨오., 엘티디.
Publication of KR20160019495A publication Critical patent/KR20160019495A/ko
Application granted granted Critical
Publication of KR102071304B1 publication Critical patent/KR102071304B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02694—Controlling the interface between substrate and epitaxial layer, e.g. by ion implantation followed by annealing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
    • H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
    • H01L21/3225—Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L29/36—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/60—Impurity distributions or concentrations

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
KR1020167000402A 2013-06-11 2014-05-23 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전 Active KR102071304B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/914,925 US9634098B2 (en) 2013-06-11 2013-06-11 Oxygen precipitation in heavily doped silicon wafers sliced from ingots grown by the Czochralski method
US13/914,925 2013-06-11
PCT/US2014/039363 WO2014200686A1 (en) 2013-06-11 2014-05-23 Oxygen precipitation in heavily doped silicon wafers sliced from ingots grown by the czochralski method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
KR1020207002039A Division KR102172904B1 (ko) 2013-06-11 2014-05-23 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전

Publications (2)

Publication Number Publication Date
KR20160019495A KR20160019495A (ko) 2016-02-19
KR102071304B1 true KR102071304B1 (ko) 2020-01-31

Family

ID=50983191

Family Applications (3)

Application Number Title Priority Date Filing Date
KR1020167000402A Active KR102071304B1 (ko) 2013-06-11 2014-05-23 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전
KR1020207011376A Active KR102172905B1 (ko) 2013-06-11 2014-05-23 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전
KR1020207002039A Active KR102172904B1 (ko) 2013-06-11 2014-05-23 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전

Family Applications After (2)

Application Number Title Priority Date Filing Date
KR1020207011376A Active KR102172905B1 (ko) 2013-06-11 2014-05-23 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전
KR1020207002039A Active KR102172904B1 (ko) 2013-06-11 2014-05-23 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전

Country Status (5)

Country Link
US (1) US9634098B2 (enExample)
JP (1) JP6289621B2 (enExample)
KR (3) KR102071304B1 (enExample)
DE (2) DE112014007334B3 (enExample)
WO (1) WO2014200686A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9945048B2 (en) * 2012-06-15 2018-04-17 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and method
US20150243494A1 (en) * 2014-02-25 2015-08-27 Texas Instruments Incorporated Mechanically robust silicon substrate having group iiia-n epitaxial layer thereon
KR101680213B1 (ko) * 2015-04-06 2016-11-28 주식회사 엘지실트론 실리콘 단결정 잉곳의 성장 방법
KR101759876B1 (ko) * 2015-07-01 2017-07-31 주식회사 엘지실트론 웨이퍼 및 웨이퍼 결함 분석 방법
JP6610056B2 (ja) * 2015-07-28 2019-11-27 株式会社Ｓｕｍｃｏ エピタキシャルシリコンウェーハの製造方法
KR101674819B1 (ko) * 2015-08-12 2016-11-09 주식회사 엘지실트론 단결정 성장 방법
JP6447439B2 (ja) * 2015-09-28 2019-01-09 信越半導体株式会社 貼り合わせｓｏｉウェーハの製造方法
WO2017058928A1 (en) 2015-10-01 2017-04-06 Sunedison Semiconductor Limited Epitaxial growth of defect-free, wafer-scale single-layer graphene on thin films of cobalt
JP6579046B2 (ja) * 2016-06-17 2019-09-25 株式会社Sumco シリコン単結晶の製造方法
EP3653761B1 (en) * 2016-12-28 2024-02-28 Sunedison Semiconductor Limited Silicon wafers with intrinsic gettering and gate oxide integrity yield
JP7306536B1 (ja) 2022-06-14 2023-07-11 信越半導体株式会社 エピタキシャルウェーハの製造方法
CN118507557A (zh) * 2023-09-27 2024-08-16 隆基绿能科技股份有限公司 一种混合掺杂的硅片

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002016071A (ja) 2000-06-30 2002-01-18 Mitsubishi Materials Silicon Corp シリコンウェーハの製造方法及びその方法により製造されたシリコンウェーハ
JP2002299345A (ja) 2001-04-03 2002-10-11 Shin Etsu Handotai Co Ltd シリコン単結晶ウェーハ及びその製造方法

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3204159A (en) 1960-09-14 1965-08-31 Bramley Jenny Rectifying majority carrier device
JPS543479A (en) 1977-06-09 1979-01-11 Toshiba Corp Semiconductor device and its manufacture
JP2617798B2 (ja) 1989-09-22 1997-06-04 三菱電機株式会社 積層型半導体装置およびその製造方法
US5024723A (en) 1990-05-07 1991-06-18 Goesele Ulrich M Method of producing a thin silicon on insulator layer by wafer bonding and chemical thinning
JP2726583B2 (ja) * 1991-11-18 1998-03-11 三菱マテリアルシリコン株式会社 半導体基板
JPH07106512A (ja) 1993-10-04 1995-04-21 Sharp Corp 分子イオン注入を用いたｓｉｍｏｘ処理方法
WO1998005063A1 (en) 1996-07-29 1998-02-05 Sumitomo Sitix Corporation Silicon epitaxial wafer and method for manufacturing the same
US6503594B2 (en) * 1997-02-13 2003-01-07 Samsung Electronics Co., Ltd. Silicon wafers having controlled distribution of defects and slip
JPH10270455A (ja) * 1997-03-26 1998-10-09 Toshiba Corp 半導体基板の製造方法
US6190631B1 (en) 1997-04-09 2001-02-20 Memc Electronic Materials, Inc. Low defect density, ideal oxygen precipitating silicon
DE69813041T2 (de) 1997-04-09 2004-01-15 Memc Electronic Materials Freistellenbeherrschendes Silizium mit niedriger Fehlerdichte
US5919303A (en) 1997-10-16 1999-07-06 Memc Electronic Materials, Inc. Process for preparing a silicon melt from a polysilicon charge
US5935328A (en) 1997-11-25 1999-08-10 Memc Electronic Materials, Inc. Apparatus for use in crystal pulling
JP4085467B2 (ja) * 1998-04-21 2008-05-14 株式会社Ｓｕｍｃｏ シリコンウェーハとシリコンエピタキシャルウェーハ並びにその製造方法
US6089285A (en) 1998-04-29 2000-07-18 Memc Electronics Materials, Inc. Method and system for supplying semiconductor source material
JP4634553B2 (ja) * 1999-06-08 2011-02-16 シルトロニック・ジャパン株式会社 シリコン単結晶ウエーハおよびその製造方法
JP3687456B2 (ja) * 2000-01-05 2005-08-24 三菱住友シリコン株式会社 シリコンウェーハにｉｇ効果を付与する熱処理方法及びこの方法によりｉｇ効果が付与されたｉｇウェーハ
US6547875B1 (en) * 2000-09-25 2003-04-15 Mitsubishi Materials Silicon Corporation Epitaxial wafer and a method for manufacturing the same
US6894366B2 (en) * 2000-10-10 2005-05-17 Texas Instruments Incorporated Bipolar junction transistor with a counterdoped collector region
KR100389250B1 (ko) * 2000-11-25 2003-06-25 미쯔비시 마테리알 실리콘 가부시끼가이샤 실리콘 웨이퍼 및 그 제조 방법
US6663709B2 (en) 2001-06-26 2003-12-16 Memc Electronic Materials, Inc. Crystal puller and method for growing monocrystalline silicon ingots
JP2003124219A (ja) 2001-10-10 2003-04-25 Sumitomo Mitsubishi Silicon Corp シリコンウエーハおよびエピタキシャルシリコンウエーハ
US6905771B2 (en) 2002-11-11 2005-06-14 Sumitomo Mitsubishi Silicon Corporation Silicon wafer
JP2005333090A (ja) 2004-05-21 2005-12-02 Sumco Corp Ｐ型シリコンウェーハおよびその熱処理方法
JP2006040972A (ja) 2004-07-22 2006-02-09 Shin Etsu Handotai Co Ltd シリコンエピタキシャルウェーハおよびその製造方法
JP2006073580A (ja) * 2004-08-31 2006-03-16 Sumco Corp シリコンエピタキシャルウェーハ及びその製造方法
JP4655557B2 (ja) * 2004-09-10 2011-03-23 信越半導体株式会社 Ｓｏｉ基板の製造方法及びｓｏｉ基板
US7485928B2 (en) 2005-11-09 2009-02-03 Memc Electronic Materials, Inc. Arsenic and phosphorus doped silicon wafer substrates having intrinsic gettering
JP2007220825A (ja) 2006-02-15 2007-08-30 Sumco Corp シリコンウェーハの製造方法
US20090004426A1 (en) * 2007-06-29 2009-01-01 Memc Electronic Materials, Inc. Suppression of Oxygen Precipitation in Heavily Doped Single Crystal Silicon Substrates
TW200937530A (en) 2007-12-11 2009-09-01 Sumco Corp Silicon substrate and manufacturing method thereof
JP2010283144A (ja) * 2009-06-04 2010-12-16 Sumco Corp シリコンウェーハ及びその製造方法、並びに、半導体デバイスの製造方法
JP2010283295A (ja) * 2009-06-08 2010-12-16 Sumco Corp 半導体デバイスの製造方法及びシリコンウェーハの処理装置
JP2011253978A (ja) 2010-06-03 2011-12-15 Sumco Corp エピタキシャル基板およびその製造方法
JP5572569B2 (ja) * 2011-02-24 2014-08-13 信越半導体株式会社 シリコン基板の製造方法及びシリコン基板
EP2715805B1 (en) 2011-06-03 2016-04-06 MEMC Singapore Pte. Ltd. Processes for suppressing minority carrier lifetime degradation in silicon wafers

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002016071A (ja) 2000-06-30 2002-01-18 Mitsubishi Materials Silicon Corp シリコンウェーハの製造方法及びその方法により製造されたシリコンウェーハ
JP2002299345A (ja) 2001-04-03 2002-10-11 Shin Etsu Handotai Co Ltd シリコン単結晶ウェーハ及びその製造方法

Also Published As

Publication number Publication date
JP2016526783A (ja) 2016-09-05
DE112014002781T5 (de) 2016-03-10
DE112014007334B3 (de) 2023-08-24
KR20200044152A (ko) 2020-04-28
KR102172905B1 (ko) 2020-11-03
US9634098B2 (en) 2017-04-25
WO2014200686A1 (en) 2014-12-18
US20140361408A1 (en) 2014-12-11
DE112014002781B9 (de) 2021-07-29
KR20160019495A (ko) 2016-02-19
DE112014002781B4 (de) 2020-06-18
KR20200011563A (ko) 2020-02-03
KR102172904B1 (ko) 2020-11-03
JP6289621B2 (ja) 2018-03-07

Similar Documents

Publication Publication Date Title
KR102071304B1 (ko) 초크랄스키 방법에 의해 성장시킨 잉곳으로부터 슬라이싱된 고농도로 도핑된 실리콘 웨이퍼에서의 산소 침전
TWI397619B (zh) 經砷及磷掺雜之具內部去疵之矽晶圓基材
TWI724266B (zh) 處理矽晶圓以具有內部去疵及閘極氧化物完整性良率之方法
TW583351B (en) A method of producing a bonded wafer and the bonded wafer
WO2004083496A1 (ja) シリコンウェーハ及びその製造方法、並びにシリコン単結晶育成方法
WO2002025716A1 (fr) Tranche de silicium et son procede de fabrication
JP2003124219A (ja) シリコンウエーハおよびエピタキシャルシリコンウエーハ
CN100442442C (zh) 硅外延晶片的制造方法
KR101847481B1 (ko) 실리콘 에피택셜 웨이퍼, 그의 제조 방법
TW530325B (en) Semiconductor wafer manufacturing process
CN100452408C (zh) Soi晶片及其制造方法
KR102279113B1 (ko) 에피택셜 실리콘 웨이퍼의 제조 방법 및 에피택셜 실리콘 웨이퍼
JP4270713B2 (ja) シリコンエピタキシャルウェーハの製造方法
KR20180016580A (ko) 에피택셜 실리콘 웨이퍼
CN115135818B (zh) 半导体硅晶片的制造方法
KR102450059B1 (ko) 단결정 실리콘으로 구성된 반도체 웨이퍼
KR100745312B1 (ko) 고저항율의 초크랄스키 실리콘 내의 열적 도너 형성의 제어
JP2001080992A (ja) シリコンウエーハ及びその製造方法
JP2011134983A (ja) シリコン半導体基板の製造方法
JP2004327489A (ja) シリコン単結晶ウェーハ及びその製造方法

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20160107

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
PN2301 Change of applicant

Patent event date: 20190312

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20190509

Comment text: Request for Examination of Application

PA0302 Request for accelerated examination

Patent event date: 20190509

Patent event code: PA03022R01D

Comment text: Request for Accelerated Examination

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20190611

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20191021

PA0104 Divisional application for international application

Comment text: Divisional Application for International Patent

Patent event code: PA01041R01D

Patent event date: 20200121

PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20200122

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20200123

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20230111

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20240109

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20250108

Start annual number: 6

End annual number: 6