KR101568898B1 - 방향성 박리를 사용한 반도체 온 절연체 구조를 생성하기 위한 방법 및 장치 - Google Patents

방향성 박리를 사용한 반도체 온 절연체 구조를 생성하기 위한 방법 및 장치 Download PDF

Info

Publication number
KR101568898B1
KR101568898B1 KR1020117012221A KR20117012221A KR101568898B1 KR 101568898 B1 KR101568898 B1 KR 101568898B1 KR 1020117012221 A KR1020117012221 A KR 1020117012221A KR 20117012221 A KR20117012221 A KR 20117012221A KR 101568898 B1 KR101568898 B1 KR 101568898B1
Authority
KR
South Korea
Prior art keywords
semiconductor wafer
depth
donor semiconductor
weakened slice
soi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020117012221A
Other languages
English (en)
Korean (ko)
Other versions
KR20110081881A (ko
Inventor
사코 체렉드지엔
제퍼리 에스. 사이츠
제임스 쥐. 코우일라드
리차드 오. 마쉬메이어
미카엘 제이. 무어
알렉스 우센코
Original Assignee
코닝 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US12/290,384 external-priority patent/US8003491B2/en
Priority claimed from US12/290,362 external-priority patent/US7816225B2/en
Application filed by 코닝 인코포레이티드 filed Critical 코닝 인코포레이티드
Publication of KR20110081881A publication Critical patent/KR20110081881A/ko
Application granted granted Critical
Publication of KR101568898B1 publication Critical patent/KR101568898B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/011—Division of wafers or substrates to produce devices, each consisting of a single electric circuit element
    • H10D89/015—Division of wafers or substrates to produce devices, each consisting of a single electric circuit element the wafers or substrates being other than semiconductor bodies, e.g. insulating bodies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Physical Vapour Deposition (AREA)
  • Recrystallisation Techniques (AREA)
KR1020117012221A 2008-10-30 2009-10-29 방향성 박리를 사용한 반도체 온 절연체 구조를 생성하기 위한 방법 및 장치 Expired - Fee Related KR101568898B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US12/290,384 US8003491B2 (en) 2008-10-30 2008-10-30 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US12/290,362 US7816225B2 (en) 2008-10-30 2008-10-30 Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
US12/290,384 2008-10-30
US12/290,362 2008-10-30

Publications (2)

Publication Number Publication Date
KR20110081881A KR20110081881A (ko) 2011-07-14
KR101568898B1 true KR101568898B1 (ko) 2015-11-12

Family

ID=41559616

Family Applications (2)

Application Number Title Priority Date Filing Date
KR1020117012221A Expired - Fee Related KR101568898B1 (ko) 2008-10-30 2009-10-29 방향성 박리를 사용한 반도체 온 절연체 구조를 생성하기 위한 방법 및 장치
KR1020117012220A Abandoned KR20110081318A (ko) 2008-10-30 2009-10-29 방향성 박리를 사용한 반도체 온 절연체 구조를 생성하기 위한 방법 및 장치

Family Applications After (1)

Application Number Title Priority Date Filing Date
KR1020117012220A Abandoned KR20110081318A (ko) 2008-10-30 2009-10-29 방향성 박리를 사용한 반도체 온 절연체 구조를 생성하기 위한 방법 및 장치

Country Status (6)

Country Link
EP (2) EP2359400A2 (enExample)
JP (2) JP5650653B2 (enExample)
KR (2) KR101568898B1 (enExample)
CN (2) CN102203933B (enExample)
TW (2) TWI430338B (enExample)
WO (2) WO2010059361A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5703853B2 (ja) * 2011-03-04 2015-04-22 信越半導体株式会社 貼り合わせウェーハの製造方法
FR3055063B1 (fr) * 2016-08-11 2018-08-31 Soitec Procede de transfert d'une couche utile
CN111834205B (zh) * 2020-07-07 2021-12-28 中国科学院上海微系统与信息技术研究所 一种异质半导体薄膜及其制备方法
CN114975765A (zh) * 2022-07-19 2022-08-30 济南晶正电子科技有限公司 复合单晶压电薄膜及其制备方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002124652A (ja) * 2000-10-16 2002-04-26 Seiko Epson Corp 半導体基板の製造方法、半導体基板、電気光学装置並びに電子機器
KR100351024B1 (ko) 1998-02-18 2002-08-30 캐논 가부시끼가이샤 복합부재, 그 분리방법 및 그를 이용한 반도체기체의 제조방법

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2714524B1 (fr) * 1993-12-23 1996-01-26 Commissariat Energie Atomique Procede de realisation d'une structure en relief sur un support en materiau semiconducteur
US6159825A (en) * 1997-05-12 2000-12-12 Silicon Genesis Corporation Controlled cleavage thin film separation process using a reusable substrate
JP3031904B2 (ja) * 1998-02-18 2000-04-10 キヤノン株式会社 複合部材とその分離方法、及びそれを利用した半導体基体の製造方法
US20010007790A1 (en) * 1998-06-23 2001-07-12 Henley Francois J. Pre-semiconductor process implant and post-process film separation
US6054370A (en) * 1998-06-30 2000-04-25 Intel Corporation Method of delaminating a pre-fabricated transistor layer from a substrate for placement on another wafer
FR2811807B1 (fr) * 2000-07-12 2003-07-04 Commissariat Energie Atomique Procede de decoupage d'un bloc de materiau et de formation d'un film mince
FR2830983B1 (fr) * 2001-10-11 2004-05-14 Commissariat Energie Atomique Procede de fabrication de couches minces contenant des microcomposants
FR2847077B1 (fr) * 2002-11-12 2006-02-17 Soitec Silicon On Insulator Composants semi-conducteurs, et notamment de type soi mixtes, et procede de realisation
EP1429381B1 (en) * 2002-12-10 2011-07-06 S.O.I.Tec Silicon on Insulator Technologies A method for manufacturing a material compound
US7176528B2 (en) 2003-02-18 2007-02-13 Corning Incorporated Glass-based SOI structures
DE10318283A1 (de) * 2003-04-22 2004-11-25 Forschungszentrum Jülich GmbH Verfahren zur Herstellung einer verspannten Schicht auf einem Substrat und Schichtstruktur
US7148124B1 (en) * 2004-11-18 2006-12-12 Alexander Yuri Usenko Method for forming a fragile layer inside of a single crystalline substrate preferably for making silicon-on-insulator wafers
JP2006324051A (ja) * 2005-05-17 2006-11-30 Nissin Ion Equipment Co Ltd 荷電粒子ビーム照射方法および装置
JP4977999B2 (ja) * 2005-11-21 2012-07-18 株式会社Ｓｕｍｃｏ 貼合せ基板の製造方法及びその方法で製造された貼合せ基板
US7691730B2 (en) * 2005-11-22 2010-04-06 Corning Incorporated Large area semiconductor on glass insulator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100351024B1 (ko) 1998-02-18 2002-08-30 캐논 가부시끼가이샤 복합부재, 그 분리방법 및 그를 이용한 반도체기체의 제조방법
JP2002124652A (ja) * 2000-10-16 2002-04-26 Seiko Epson Corp 半導体基板の製造方法、半導体基板、電気光学装置並びに電子機器

Also Published As

Publication number Publication date
EP2359400A2 (en) 2011-08-24
EP2356676A2 (en) 2011-08-17
JP2012507870A (ja) 2012-03-29
TW201036112A (en) 2010-10-01
WO2010059367A3 (en) 2010-08-05
CN102203934B (zh) 2014-02-12
WO2010059361A2 (en) 2010-05-27
JP5650653B2 (ja) 2015-01-07
CN102203934A (zh) 2011-09-28
CN102203933B (zh) 2015-12-02
TWI451534B (zh) 2014-09-01
TW201030815A (en) 2010-08-16
JP5650652B2 (ja) 2015-01-07
CN102203933A (zh) 2011-09-28
JP2012507868A (ja) 2012-03-29
WO2010059361A3 (en) 2010-08-12
TWI430338B (zh) 2014-03-11
WO2010059367A2 (en) 2010-05-27
KR20110081318A (ko) 2011-07-13
KR20110081881A (ko) 2011-07-14

Similar Documents

Publication Publication Date Title
US8338269B2 (en) Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
CN101454875B (zh) 使用辐照退火制造绝缘体上半导体结构的方法
KR100634528B1 (ko) 단결정 실리콘 필름의 제조방법
KR20130029110A (ko) 절연체 기판상의 실리콘 마감을 위한 방법
JP2010219566A (ja) 所望の基板への単結晶材料からなる薄層の移動方法
CN103038863A (zh) 制备用于结合的表面的氧等离子体转化方法
KR20070085231A (ko) 공동 주입 및 후속 주입에 의해 박막을 획득하는 방법
JP5417399B2 (ja) 複合ウェーハの製造方法
KR101568898B1 (ko) 방향성 박리를 사용한 반도체 온 절연체 구조를 생성하기 위한 방법 및 장치
WO2004008514A1 (en) Process for forming a fragile layer inside of a single crystalline substrate
US8003491B2 (en) Methods and apparatus for producing semiconductor on insulator structures using directed exfoliation
JP2012507870A5 (enExample)
US6952269B2 (en) Apparatus and method for adiabatically heating a semiconductor surface
Direction c12) United States Patent
KR20030076627A (ko) Ｓｏｉ 재료의 제조 방법
Huang et al. A nano-thick SOI fabrication method

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20181107

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20181107

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000