KR101443419B1 - 고전압 메모리 교란을 방지하기 위한 방법 및 회로 - Google Patents

고전압 메모리 교란을 방지하기 위한 방법 및 회로 Download PDF

Info

Publication number
KR101443419B1
KR101443419B1 KR1020107004818A KR20107004818A KR101443419B1 KR 101443419 B1 KR101443419 B1 KR 101443419B1 KR 1020107004818 A KR1020107004818 A KR 1020107004818A KR 20107004818 A KR20107004818 A KR 20107004818A KR 101443419 B1 KR101443419 B1 KR 101443419B1
Authority
KR
South Korea
Prior art keywords
output
memory
logic
circuit
oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020107004818A
Other languages
English (en)
Korean (ko)
Other versions
KR20100066479A (ko
Inventor
존 에스. 초이
얀주오 왕
Original Assignee
프리스케일 세미컨덕터, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 프리스케일 세미컨덕터, 인크. filed Critical 프리스케일 세미컨덕터, 인크.
Publication of KR20100066479A publication Critical patent/KR20100066479A/ko
Application granted granted Critical
Publication of KR101443419B1 publication Critical patent/KR101443419B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
KR1020107004818A 2007-08-03 2008-06-25 고전압 메모리 교란을 방지하기 위한 방법 및 회로 Active KR101443419B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/833,545 2007-08-03
US11/833,545 US7724603B2 (en) 2007-08-03 2007-08-03 Method and circuit for preventing high voltage memory disturb
PCT/US2008/068091 WO2009020718A1 (en) 2007-08-03 2008-06-25 Method and circuit for preventing high voltage memory disturb

Publications (2)

Publication Number Publication Date
KR20100066479A KR20100066479A (ko) 2010-06-17
KR101443419B1 true KR101443419B1 (ko) 2014-09-24

Family

ID=40337974

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020107004818A Active KR101443419B1 (ko) 2007-08-03 2008-06-25 고전압 메모리 교란을 방지하기 위한 방법 및 회로

Country Status (6)

Country Link
US (1) US7724603B2 (enExample)
JP (1) JP5335791B2 (enExample)
KR (1) KR101443419B1 (enExample)
CN (1) CN101772809B (enExample)
TW (1) TWI486967B (enExample)
WO (1) WO2009020718A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI392212B (zh) * 2008-09-17 2013-04-01 Holtek Semiconductor Inc 單晶片積體電路的控制電路
US7894285B2 (en) * 2008-11-13 2011-02-22 Micron Technology, Inc. Circuits, systems, and methods for reducing simultaneous switching output noise, power noise, or combinations thereof
JP5348541B2 (ja) * 2009-05-20 2013-11-20 ルネサスエレクトロニクス株式会社 半導体装置
JP2011175710A (ja) * 2010-02-24 2011-09-08 Toshiba Corp 半導体記憶装置
CN103973298B (zh) * 2013-01-28 2017-12-29 恒景科技股份有限公司 振荡起始电路
US9064559B2 (en) * 2013-08-15 2015-06-23 Arm Limited Memory device and method of performing access operations within such a memory device
US10096348B2 (en) * 2015-05-15 2018-10-09 Purdue Research Foundation Memory array with reduced read power requirements and increased capacity
CN110007739B (zh) * 2017-12-29 2023-09-12 华为技术有限公司 一种噪声屏蔽电路及芯片
US10528292B2 (en) 2018-05-22 2020-01-07 Luca De Santis Power down/power-loss memory controller
US11069415B2 (en) 2018-10-05 2021-07-20 Samsung Electronics Co., Ltd. Memory device including charge pump circuit
KR102545174B1 (ko) * 2018-10-05 2023-06-19 삼성전자주식회사 차지 펌프 회로를 포함하는 메모리 장치

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0346198A (ja) * 1989-07-14 1991-02-27 Seiko Instr Inc 半導体集積回路装置
JPH05109291A (ja) * 1991-10-14 1993-04-30 Toshiba Corp 不揮発性半導体記憶装置
JPH1196800A (ja) * 1997-09-24 1999-04-09 Hitachi Ltd 半導体集積回路装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5099297A (en) 1988-02-05 1992-03-24 Emanuel Hazani EEPROM cell structure and architecture with programming and erase terminals shared between several cells
US5345422A (en) 1990-07-31 1994-09-06 Texas Instruments Incorporated Power up detection circuit
JPH06236694A (ja) 1991-05-07 1994-08-23 Intel Corp 高電圧レベル変換回路
US5267218A (en) 1992-03-31 1993-11-30 Intel Corporation Nonvolatile memory card with a single power supply input
US5602794A (en) * 1995-09-29 1997-02-11 Intel Corporation Variable stage charge pump
TW423162B (en) * 1997-02-27 2001-02-21 Toshiba Corp Power voltage supplying circuit and semiconductor memory including the same
US6445606B1 (en) * 2001-05-10 2002-09-03 Koninklijke Philips Electronics N.V. Secure poly fuse ROM with a power-on or on-reset hardware security features and method therefor
US7046568B2 (en) * 2002-09-24 2006-05-16 Sandisk Corporation Memory sensing circuit and method for low voltage operation
KR100562636B1 (ko) * 2003-12-30 2006-03-20 주식회사 하이닉스반도체 반도체 메모리 소자의 파워업 회로
US7187600B2 (en) * 2004-09-22 2007-03-06 Freescale Semiconductor, Inc. Method and apparatus for protecting an integrated circuit from erroneous operation
US7149132B2 (en) * 2004-09-24 2006-12-12 Ovonyx, Inc. Biasing circuit for use in a non-volatile memory device
US7656714B2 (en) * 2004-11-03 2010-02-02 Samsung Electronics Co., Ltd. Bitline bias circuit and nor flash memory device including the bitline bias circuit
JP2006158132A (ja) * 2004-11-30 2006-06-15 Renesas Technology Corp チャージポンプ方式電源回路
KR100591773B1 (ko) * 2004-12-20 2006-06-26 삼성전자주식회사 불휘발성 반도체 메모리 장치 및 그것을 위한 전압 발생회로
KR100784861B1 (ko) * 2005-10-10 2007-12-14 삼성전자주식회사 플래시 메모리 장치 및 그것을 위한 전압 발생회로
KR100648295B1 (ko) * 2005-10-12 2006-11-23 삼성전자주식회사 플래시 메모리 장치 및 그것을 위한 전압 발생회로
KR100729353B1 (ko) * 2005-11-22 2007-06-15 삼성전자주식회사 통합된 레귤레이터/펌프 구조를 갖는 플래시 메모리 장치
US8098089B2 (en) * 2006-07-28 2012-01-17 Stmicroelectronics S.R.L. Voltage booster

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0346198A (ja) * 1989-07-14 1991-02-27 Seiko Instr Inc 半導体集積回路装置
JPH05109291A (ja) * 1991-10-14 1993-04-30 Toshiba Corp 不揮発性半導体記憶装置
JPH1196800A (ja) * 1997-09-24 1999-04-09 Hitachi Ltd 半導体集積回路装置

Also Published As

Publication number Publication date
WO2009020718A1 (en) 2009-02-12
US20090034352A1 (en) 2009-02-05
TWI486967B (zh) 2015-06-01
JP2010536115A (ja) 2010-11-25
CN101772809A (zh) 2010-07-07
JP5335791B2 (ja) 2013-11-06
KR20100066479A (ko) 2010-06-17
TW200912954A (en) 2009-03-16
US7724603B2 (en) 2010-05-25
CN101772809B (zh) 2013-02-13

Similar Documents

Publication Publication Date Title
KR101443419B1 (ko) 고전압 메모리 교란을 방지하기 위한 방법 및 회로
US5184031A (en) Semiconductor integrated circuit
US6882570B2 (en) Power detecting circuit and method for stable power-on reading of flash memory device using the same
US7091758B2 (en) Power-on reset circuit, semiconductor integrated circuit device including the same and method for generating a power-on reset signal
JP4820571B2 (ja) 半導体装置
TW200406781A (en) Internal voltage converter scheme for controlling the power-up slope of internal supply voltage
TW201947878A (zh) 一種低靜態電流上電重置電路
US10839921B2 (en) Circuits for bleeding supply voltage from a device in a power down state
US6281723B1 (en) Device and method for power-on/power-off checking of an integrated circuit
US7130237B2 (en) Control circuit for stable exit from power-down mode
US8179729B2 (en) Memory circuit and voltage detection circuit including the same
US10367499B2 (en) Power supply ready indicator circuit
US6826087B2 (en) Semiconductor memory storage
US6650152B2 (en) Intermediate voltage control circuit having reduced power consumption
US7221200B1 (en) Programmable low voltage reset apparatus for multi-Vdd chips
KR100757918B1 (ko) 반도체 메모리 장치의 내부 전압 생성 회로 및 방법
CN218413987U (zh) 一种芯片的欠压保护电路
JP2003174099A (ja) 電源電圧レベル検出器
JP2005085422A (ja) 半導体装置
KR100635204B1 (ko) 외부 전압에 무관하게 안정된 자동 독출 기능을 가지는플래쉬 메모리 장치 및 그 자동 독출 제어 방법
JP2001283593A (ja) 半導体記憶装置
KR20100111010A (ko) 전압 제공 회로 및 이를 구비한 반도체 장치
KR100596864B1 (ko) 전원공급 제어장치
KR20120042273A (ko) 파워업 신호 생성 회로 및 이를 포함하는 반도체 장치
JP2004280970A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20100303

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20130624

Comment text: Request for Examination of Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20140626

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20140916

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20140916

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20200901

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20210820

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20220822

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20230828

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20240826

Start annual number: 11

End annual number: 11