KR100944235B1 - 이중 플라즈마 ｕｔｂｏｘ - Google Patents

이중 플라즈마 ｕｔｂｏｘ Download PDF

Info

Publication number
KR100944235B1
KR100944235B1 KR1020070116194A KR20070116194A KR100944235B1 KR 100944235 B1 KR100944235 B1 KR 100944235B1 KR 1020070116194 A KR1020070116194 A KR 1020070116194A KR 20070116194 A KR20070116194 A KR 20070116194A KR 100944235 B1 KR100944235 B1 KR 100944235B1
Authority
KR
South Korea
Prior art keywords
substrate
bonding
substrates
heat treatment
oxide film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020070116194A
Other languages
English (en)
Korean (ko)
Other versions
KR20080056630A (ko
Inventor
이오누트 라두
오드리 랑베르
Original Assignee
에스오아이테크 실리콘 온 인슐레이터 테크놀로지스
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 에스오아이테크 실리콘 온 인슐레이터 테크놀로지스 filed Critical 에스오아이테크 실리콘 온 인슐레이터 테크놀로지스
Publication of KR20080056630A publication Critical patent/KR20080056630A/ko
Application granted granted Critical
Publication of KR100944235B1 publication Critical patent/KR100944235B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/26—Web or sheet containing structurally defined element or component, the element or component having a specified physical dimension
    • Y10T428/263—Coating layer not in excess of 5 mils thick or equivalent
    • Y10T428/264—Up to 3 mils
    • Y10T428/265—1 mil or less

Landscapes

  • Element Separation (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Recrystallisation Techniques (AREA)
  • Formation Of Insulating Films (AREA)
  • Golf Clubs (AREA)
  • Slot Machines And Peripheral Devices (AREA)
  • Lock And Its Accessories (AREA)
  • Compounds Of Alkaline-Earth Elements, Aluminum Or Rare-Earth Metals (AREA)
  • Oxygen, Ozone, And Oxides In General (AREA)
  • Solid-Sorbent Or Filter-Aiding Compositions (AREA)
KR1020070116194A 2006-12-18 2007-11-14 이중 플라즈마 ｕｔｂｏｘ Expired - Fee Related KR100944235B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0655608 2006-12-18
FR0655608A FR2910177B1 (fr) 2006-12-18 2006-12-18 Couche tres fine enterree

Publications (2)

Publication Number Publication Date
KR20080056630A KR20080056630A (ko) 2008-06-23
KR100944235B1 true KR100944235B1 (ko) 2010-02-24

Family

ID=38057349

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020070116194A Expired - Fee Related KR100944235B1 (ko) 2006-12-18 2007-11-14 이중 플라즈마 ｕｔｂｏｘ

Country Status (10)

Country Link
US (1) US20080145650A1 (https=)
EP (1) EP1936667B1 (https=)
JP (1) JP2008177531A (https=)
KR (1) KR100944235B1 (https=)
CN (1) CN100527357C (https=)
AT (1) ATE458270T1 (https=)
DE (1) DE602007004811D1 (https=)
FR (1) FR2910177B1 (https=)
SG (2) SG144023A1 (https=)
TW (1) TW200847240A (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2931585B1 (fr) * 2008-05-26 2010-09-03 Commissariat Energie Atomique Traitement de surface par plasma d'azote dans un procede de collage direct
US8481406B2 (en) 2010-07-15 2013-07-09 Soitec Methods of forming bonded semiconductor structures
SG177816A1 (en) * 2010-07-15 2012-02-28 Soitec Silicon On Insulator Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
FR2987166B1 (fr) 2012-02-16 2017-05-12 Soitec Silicon On Insulator Procede de transfert d'une couche
FR2992772B1 (fr) * 2012-06-28 2014-07-04 Soitec Silicon On Insulator Procede de realisation de structure composite avec collage de type metal/metal
JP6117134B2 (ja) * 2014-03-13 2017-04-19 信越化学工業株式会社 複合基板の製造方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6908832B2 (en) * 1997-08-29 2005-06-21 Silicon Genesis Corporation In situ plasma wafer bonding method
KR20060048784A (ko) * 2004-08-19 2006-05-18 에스. 오. 이. 떼끄 씰리꽁 오 냉쉴라또흐 떼끄놀로지 두 웨이퍼 결합에 선행되는 열처리

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0391227A (ja) * 1989-09-01 1991-04-16 Nippon Soken Inc 半導体基板の接着方法
JP3294934B2 (ja) * 1994-03-11 2002-06-24 キヤノン株式会社 半導体基板の作製方法及び半導体基板
JP3917219B2 (ja) * 1995-12-15 2007-05-23 Ｓｕｍｃｏ Ｔｅｃｈｘｉｖ株式会社 貼り合わせｓｏｉウェーハの製造方法
JP2877800B2 (ja) * 1997-03-27 1999-03-31 キヤノン株式会社 複合部材の分離方法、分離された部材、分離装置、半導体基体の作製方法および半導体基体
JP3582566B2 (ja) * 1997-12-22 2004-10-27 三菱住友シリコン株式会社 Ｓｏｉ基板の製造方法
US6171982B1 (en) * 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
JPH11251207A (ja) * 1998-03-03 1999-09-17 Canon Inc Ｓｏｉ基板及びその製造方法並びにその製造設備
US6653209B1 (en) * 1999-09-30 2003-11-25 Canon Kabushiki Kaisha Method of producing silicon thin film, method of constructing SOI substrate and semiconductor device
JP2002231692A (ja) * 2001-01-30 2002-08-16 Sony Corp 半導体製造装置
US6780759B2 (en) * 2001-05-09 2004-08-24 Silicon Genesis Corporation Method for multi-frequency bonding
US6995075B1 (en) * 2002-07-12 2006-02-07 Silicon Wafer Technologies Process for forming a fragile layer inside of a single crystalline substrate
US20040137698A1 (en) * 2002-08-29 2004-07-15 Gianni Taraschi Fabrication system and method for monocrystaline semiconductor on a substrate
US6911375B2 (en) * 2003-06-02 2005-06-28 International Business Machines Corporation Method of fabricating silicon devices on sapphire with wafer bonding at low temperature
US6833195B1 (en) * 2003-08-13 2004-12-21 Intel Corporation Low temperature germanium transfer
JPWO2005022610A1 (ja) * 2003-09-01 2007-11-01 株式会社Sumco 貼り合わせウェーハの製造方法
US20050067377A1 (en) * 2003-09-25 2005-03-31 Ryan Lei Germanium-on-insulator fabrication utilizing wafer bonding
WO2005055293A1 (ja) * 2003-12-02 2005-06-16 Bondtech Inc. 接合方法及びこの方法により作成されるデバイス並びに表面活性化装置及びこの装置を備えた接合装置
JP2006080314A (ja) * 2004-09-09 2006-03-23 Canon Inc 結合基板の製造方法
FR2876220B1 (fr) * 2004-10-06 2007-09-28 Commissariat Energie Atomique Procede d'elaboration de structures empilees mixtes, a zones isolantes diverses et/ou zones de conduction electrique verticale localisees.
US7105897B2 (en) * 2004-10-28 2006-09-12 Taiwan Semiconductor Manufacturing Company Semiconductor structure and method for integrating SOI devices and bulk devices
KR100634528B1 (ko) * 2004-12-03 2006-10-16 삼성전자주식회사 단결정 실리콘 필름의 제조방법
KR100601976B1 (ko) * 2004-12-08 2006-07-18 삼성전자주식회사 스트레인 실리콘 온 인슐레이터 구조체 및 그 제조방법
US8138061B2 (en) * 2005-01-07 2012-03-20 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
JP5128761B2 (ja) * 2005-05-19 2013-01-23 信越化学工業株式会社 Ｓｏｉウエーハの製造方法
EP1911084A1 (en) * 2005-08-03 2008-04-16 MEMC Electronic Materials, Inc. Strained silicon on insulator (ssoi) structure with improved crystallinity in the strained silicon layer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6908832B2 (en) * 1997-08-29 2005-06-21 Silicon Genesis Corporation In situ plasma wafer bonding method
KR20060048784A (ko) * 2004-08-19 2006-05-18 에스. 오. 이. 떼끄 씰리꽁 오 냉쉴라또흐 떼끄놀로지 두 웨이퍼 결합에 선행되는 열처리

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
논문(2003)*

Also Published As

Publication number Publication date
SG162813A1 (en) 2010-07-29
EP1936667A1 (fr) 2008-06-25
CN100527357C (zh) 2009-08-12
JP2008177531A (ja) 2008-07-31
TW200847240A (en) 2008-12-01
FR2910177A1 (fr) 2008-06-20
DE602007004811D1 (de) 2010-04-01
ATE458270T1 (de) 2010-03-15
US20080145650A1 (en) 2008-06-19
CN101207021A (zh) 2008-06-25
KR20080056630A (ko) 2008-06-23
SG144023A1 (en) 2008-07-29
FR2910177B1 (fr) 2009-04-03
EP1936667B1 (fr) 2010-02-17

Similar Documents

Publication Publication Date Title
US8658514B2 (en) Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structure
CN101419911B (zh) 具有精细隐埋绝缘层的soi衬底
JP4927080B2 (ja) 厚い絶縁層の粗さを減少させるための方法
US6991995B2 (en) Method of producing a semiconductor structure having at least one support substrate and an ultrathin layer
CN100446182C (zh) 具有改进电特性的复合基片的制造方法
US7977747B2 (en) Composite substrate and method of fabricating the same
US7670929B2 (en) Method for direct bonding two semiconductor substrates
US7642112B2 (en) Method of manufacturing bonded substrate stack
TWI492275B (zh) The method of manufacturing the bonded substrate
KR100944235B1 (ko) 이중 플라즈마 ｕｔｂｏｘ
KR100890792B1 (ko) 결합 계면 안정화를 위한 열처리
US20100096733A1 (en) Process for fabricating a substrate comprising a deposited buried oxide layer
TWI603387B (zh) 用於製備多層半導體裝置令低溫層轉移之方法
KR100905976B1 (ko) 반도체 웨이퍼에서 트랩 밀도를 감소시키는 방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20130201

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20140219

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20140219

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000