KR100847089B1 - 반도체장치 및 그 제조 방법 - Google Patents
반도체장치 및 그 제조 방법 Download PDFInfo
- Publication number
- KR100847089B1 KR100847089B1 KR1020070012008A KR20070012008A KR100847089B1 KR 100847089 B1 KR100847089 B1 KR 100847089B1 KR 1020070012008 A KR1020070012008 A KR 1020070012008A KR 20070012008 A KR20070012008 A KR 20070012008A KR 100847089 B1 KR100847089 B1 KR 100847089B1
- Authority
- KR
- South Korea
- Prior art keywords
- oxide film
- breakdown voltage
- voltage element
- locos
- region
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 82
- 238000004519 manufacturing process Methods 0.000 title claims description 29
- 230000015556 catabolic process Effects 0.000 claims abstract description 118
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 238000002955 isolation Methods 0.000 claims abstract description 18
- 238000000034 method Methods 0.000 claims description 25
- 150000004767 nitrides Chemical class 0.000 claims description 13
- 238000005530 etching Methods 0.000 claims description 11
- 238000001039 wet etching Methods 0.000 claims description 6
- 238000000926 separation method Methods 0.000 claims description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 91
- 229910052814 silicon oxide Inorganic materials 0.000 description 91
- 238000009792 diffusion process Methods 0.000 description 27
- 229910052710 silicon Inorganic materials 0.000 description 16
- 239000010703 silicon Substances 0.000 description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- 229920005591 polysilicon Polymers 0.000 description 11
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 8
- 229910052782 aluminium Inorganic materials 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 5
- 230000005684 electric field Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 230000001681 protective effect Effects 0.000 description 3
- 239000012535 impurity Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 230000008719 thickening Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/404—Multiple field plate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Local Oxidation Of Silicon (AREA)
Abstract
Description
Claims (10)
- 고내압 소자와 저내압 소자를 가지는 반도체장치로서,상기 고내압 소자가 형성된 고내압 소자영역과, 상기 저내압 소자가 형성된 저내압 소자영역이 규정된 반도체기판과,상기 고내압 소자영역에 설치된 제1LOCOS 분리구조와,상기 저내압 소자영역에 설치된 제2LOCOS 분리구조를 포함하고,상기 제1LOCOS 분리구조는, 상기 반도체기판의 표면에 형성된 LOCOS 산화막과, 그 위에 형성된 CVD산화막으로 이루어지고,상기 제2LOCOS 분리구조는, LOCOS 산화막으로 이루어지고,상기 CVD산화막은 적어도 하층 CVD산화막과 그 위에 형성된 상층 CVD산화막과의 적층구조로 이루어지고, 상기 CVD산화막의 엣지부는, 상기 하층 CVD산화막 및 상기 상층 CVD산화막으로 형성된 계단 모양인 것을 특징으로 하는 반도체장치.
- 제 1항에 있어서,상기 제1LOCOS 분리구조에 포함되는 LOCOS 산화막과, 상기 제2LOCOS 분리구조에 포함되는 LOCOS 산화막은, 동일한 막두께인 것을 특징으로 하는 반도체장치.
- 삭제
- 제 1항에 있어서,상기 계단 모양의 엣지부를 덮도록, 필드 플레이트가 설치된 것을 특징으로 하는 반도체장치.
- 제 1항 또는 제 2항에 있어서,상기 제2LOCOS 분리구조는, 상기 LOCOS 산화막 위에, CVD산화막을 더 구비한 것을 특징으로 하는 반도체장치.
- 삭제
- 고내압 소자와 저내압 소자를 가지는 반도체장치의 제조 방법으로서,상기 고내압 소자가 형성되는 고내압 소자영역과, 상기 저내압 소자가 형성되는 저내압 소자영역이 규정된 반도체기판을 준비하는 공정과,상기 고내압 소자영역과 상기 저내압 소자영역에, LOCOS 산화막을 형성하는 공정과,상기 고내압 소자영역의 LOCOS 산화막 위에 CVD산화막을 형성하고, 상기LOCOS 산화막과 상기 CVD산화막으로 이루어지는 분리 구조를 형성하는 CVD공정을 포함하고,상기 CVD공정은,상기 LOCOS 산화막을 형성할 때, 상기 반도체기판의 표면을 덮는 질화막 위에 상기 CVD산화막을 형성하는 공정과,상기 CVD산화막 위에 형성한 마스크를 사용하여 상기 CVD산화막을 에칭하고, 주위가 상기 질화막에 겹치도록 상기 CVD산화막을 남기는 공정과,상기 CVD산화막을 습식 에칭하여, 상기 질화막에 겹친 부분의 상기 CVD산화막을 제거하는 공정을 포함하는 것을 특징으로 하는 반도체장치의 제조 방법.
- 고내압 소자와 저내압 소자를 가지는 반도체장치의 제조 방법으로서,상기 고내압 소자가 형성되는 고내압 소자영역과, 상기 저내압 소자가 형성되는 저내압 소자영역이 규정된 반도체기판을 준비하는 공정과,상기 고내압 소자영역과 상기 저내압 소자영역에, LOCOS 산화막을 형성하는 공정과,상기 고내압 소자영역의 LOCOS 산화막 위에 CVD산화막을 형성하고, 상기LOCOS 산화막과 상기 CVD산화막으로 이루어지는 분리 구조를 형성하는 CVD공정을 포함하고,상기 CVD공정은,상기 LOCOS 산화막 위에 하층 CVD산화막을 형성하고, 상기 하층 CVD산화막을 열처리하는 공정과,상기 하층 CVD산화막 위에 상층 CVD산화막을 형성하는 공정과,상기 상층 CVD산화막 위에 형성한 마스크를 사용하여 상기 상층 CVD산화막과 상기 하층 CVD산화막을 습식 에칭하고, 상기 상층 CVD산화막과 상기 하층 CVD산화막이 계단 모양으로 된 엣지부를 가지는 상기 CVD산화막을 형성하는 공정을 포함하는 것을 특징으로 하는 반도체장치의 제조 방법.
- 고내압 소자와 저내압 소자를 가지는 반도체장치의 제조 방법으로서,상기 고내압 소자가 형성되는 고내압 소자영역과, 상기 저내압 소자가 형성되는 저내압 소자영역이 규정된 반도체기판을 준비하는 공정과,상기 고내압 소자영역과 상기 저내압 소자영역에, LOCOS 산화막을 형성하는 공정과,상기 고내압 소자영역의 LOCOS 산화막 위에 CVD산화막을 형성하고, 상기LOCOS 산화막과 상기 CVD산화막으로 이루어지는 분리 구조를 형성하는 CVD공정을 포함하고,상기 저내압 소자영역의 LOCOS 산화막 위에 CVD산화막을 형성하는 공정을 더 포함하는 것을 특징으로 하는 반도체장치의 제조 방법.
- 제 7항 내지 제 9항 중 어느 한 항에 있어서,상기 고내압 소자영역의 LOCOS 산화막과, 상기 저내압 소자영역의 LOCOS 산화막이, 동일 공정으로 형성되는 것을 특징으로 하는 반도체장치의 제조 방법.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006037391A JP4933792B2 (ja) | 2006-02-15 | 2006-02-15 | 半導体装置及びその製造方法 |
JPJP-P-2006-00037391 | 2006-02-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20070082513A KR20070082513A (ko) | 2007-08-21 |
KR100847089B1 true KR100847089B1 (ko) | 2008-07-18 |
Family
ID=38289024
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070012008A KR100847089B1 (ko) | 2006-02-15 | 2007-02-06 | 반도체장치 및 그 제조 방법 |
Country Status (6)
Country | Link |
---|---|
US (1) | US8044487B2 (ko) |
JP (1) | JP4933792B2 (ko) |
KR (1) | KR100847089B1 (ko) |
CN (1) | CN100514648C (ko) |
DE (1) | DE102007007096B4 (ko) |
TW (1) | TWI323037B (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8618627B2 (en) * | 2010-06-24 | 2013-12-31 | Fairchild Semiconductor Corporation | Shielded level shift transistor |
CN103915334B (zh) * | 2014-04-04 | 2017-01-04 | 中国电子科技集团公司第五十五研究所 | 双层多晶硅双极型晶体管的制造方法 |
CN110137260B (zh) * | 2019-05-23 | 2022-05-10 | 上海华虹宏力半导体制造有限公司 | Ldmos晶体管的场氧化层隔离结构及其制备方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003124343A (ja) * | 2001-10-19 | 2003-04-25 | Seiko Epson Corp | 半導体装置の製造方法 |
JP2004119697A (ja) * | 2002-09-26 | 2004-04-15 | Seiko Epson Corp | 半導体装置およびその製造方法 |
JP2004228527A (ja) | 2003-01-27 | 2004-08-12 | Nec Yamagata Ltd | 半導体装置の製造方法 |
JP2004281966A (ja) | 2003-03-19 | 2004-10-07 | Ricoh Co Ltd | 半導体装置及び半導体装置の製造方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63255938A (ja) * | 1987-04-14 | 1988-10-24 | Toshiba Corp | 半導体装置の製造方法 |
JP2554339B2 (ja) | 1987-09-19 | 1996-11-13 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
JPH11150267A (ja) * | 1997-11-14 | 1999-06-02 | Matsushita Electric Works Ltd | 半導体装置及びその製造方法 |
KR100281908B1 (ko) * | 1998-11-20 | 2001-02-15 | 김덕중 | 반도체소자 및 그 제조방법 |
JP2003101022A (ja) * | 2001-09-27 | 2003-04-04 | Toshiba Corp | 電力用半導体素子 |
US6858514B2 (en) * | 2002-03-29 | 2005-02-22 | Sharp Laboratories Of America, Inc. | Low power flash memory cell and method |
US7456451B2 (en) * | 2005-09-13 | 2008-11-25 | United Microelectronics Corp. | Ultra high voltage MOS transistor device |
-
2006
- 2006-02-15 JP JP2006037391A patent/JP4933792B2/ja active Active
- 2006-12-15 US US11/611,493 patent/US8044487B2/en active Active
- 2006-12-20 TW TW095147882A patent/TWI323037B/zh not_active IP Right Cessation
-
2007
- 2007-01-31 CN CNB2007100063513A patent/CN100514648C/zh active Active
- 2007-02-06 KR KR1020070012008A patent/KR100847089B1/ko active IP Right Grant
- 2007-02-13 DE DE102007007096.0A patent/DE102007007096B4/de active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003124343A (ja) * | 2001-10-19 | 2003-04-25 | Seiko Epson Corp | 半導体装置の製造方法 |
JP2004119697A (ja) * | 2002-09-26 | 2004-04-15 | Seiko Epson Corp | 半導体装置およびその製造方法 |
JP2004228527A (ja) | 2003-01-27 | 2004-08-12 | Nec Yamagata Ltd | 半導体装置の製造方法 |
JP2004281966A (ja) | 2003-03-19 | 2004-10-07 | Ricoh Co Ltd | 半導体装置及び半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP4933792B2 (ja) | 2012-05-16 |
US20070187798A1 (en) | 2007-08-16 |
DE102007007096B4 (de) | 2017-08-24 |
TW200733389A (en) | 2007-09-01 |
CN101022109A (zh) | 2007-08-22 |
JP2007220766A (ja) | 2007-08-30 |
CN100514648C (zh) | 2009-07-15 |
KR20070082513A (ko) | 2007-08-21 |
TWI323037B (en) | 2010-04-01 |
US8044487B2 (en) | 2011-10-25 |
DE102007007096A1 (de) | 2007-08-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101298403B1 (ko) | 반도체 장치 및 그 제조방법 | |
TWI484567B (zh) | 半導體結構與其製造方法 | |
KR100699843B1 (ko) | 트렌치 분리영역을 갖는 모스 전계효과 트랜지스터 및 그제조방법 | |
TW201232760A (en) | Semiconductor device and fabrication method thereof | |
JP2006278633A (ja) | 半導体装置の製造方法 | |
EP3217434B1 (en) | Semiconductor device capable of high-voltage operation | |
US20060163641A1 (en) | Insulation film semiconductor device and method | |
US20050205940A1 (en) | Semiconductor device and method for manufacturing the same | |
KR100847089B1 (ko) | 반도체장치 및 그 제조 방법 | |
JP2009152442A (ja) | 半導体装置及びその製造方法 | |
US9461069B2 (en) | Systems and methods for integrating different channel materials into a CMOS circuit by using a semiconductor structure having multiple transistor layers | |
JP2007165663A (ja) | 半導体装置の製造方法および半導体装置 | |
JPH0231464A (ja) | 半導体装置 | |
JP2008041835A (ja) | 半導体装置とその製造方法 | |
JP3125929B2 (ja) | 半導体装置の製造方法 | |
JP5784269B2 (ja) | 半導体装置及びその製造方法 | |
JPS6146062A (ja) | ラテラルトランジスタ半導体装置の製造方法 | |
JP2554993B2 (ja) | 半導体装置 | |
JPH1041503A (ja) | Mosトランジスタおよびその製造方法 | |
JP3095912B2 (ja) | 半導体集積回路装置 | |
JP3918696B2 (ja) | 半導体装置の製造方法 | |
JPH06232394A (ja) | 半導体装置の製造方法 | |
JPH0319709B2 (ko) | ||
JP3279827B2 (ja) | Mos型半導体装置の製造方法 | |
JPH03191574A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130621 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20140626 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20150619 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20160617 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20170616 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20180619 Year of fee payment: 11 |