KR100734999B1 - 집적 회로 전력 스위치 회로 사이징 및 배치 기술 - Google Patents
집적 회로 전력 스위치 회로 사이징 및 배치 기술 Download PDFInfo
- Publication number
- KR100734999B1 KR100734999B1 KR1020057012783A KR20057012783A KR100734999B1 KR 100734999 B1 KR100734999 B1 KR 100734999B1 KR 1020057012783 A KR1020057012783 A KR 1020057012783A KR 20057012783 A KR20057012783 A KR 20057012783A KR 100734999 B1 KR100734999 B1 KR 100734999B1
- Authority
- KR
- South Korea
- Prior art keywords
- power
- voltage
- power switch
- power switches
- size
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims description 14
- 238000004513 sizing Methods 0.000 title abstract 2
- 238000009826 distribution Methods 0.000 claims description 10
- 238000005516 engineering process Methods 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000009828 non-uniform distribution Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/998—Input and output buffer/driver structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/10—Integrated device layouts
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/248,696 US6924661B2 (en) | 2003-02-10 | 2003-02-10 | Power switch circuit sizing technique |
| US10/248,696 | 2003-02-10 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20050092038A KR20050092038A (ko) | 2005-09-16 |
| KR100734999B1 true KR100734999B1 (ko) | 2007-07-03 |
Family
ID=32823584
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020057012783A Expired - Lifetime KR100734999B1 (ko) | 2003-02-10 | 2004-02-04 | 집적 회로 전력 스위치 회로 사이징 및 배치 기술 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6924661B2 (enExample) |
| EP (1) | EP1593157B1 (enExample) |
| JP (1) | JP4566186B2 (enExample) |
| KR (1) | KR100734999B1 (enExample) |
| CN (1) | CN100370613C (enExample) |
| AT (1) | ATE509371T1 (enExample) |
| TW (1) | TWI276948B (enExample) |
| WO (1) | WO2004070773A2 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3770836B2 (ja) * | 2002-01-23 | 2006-04-26 | 株式会社ルネサステクノロジ | 高速に電源スイッチのオンオフが可能な論理回路及び同論理回路における電流低減方法 |
| US8304813B2 (en) * | 2007-01-08 | 2012-11-06 | SanDisk Technologies, Inc. | Connection between an I/O region and the core region of an integrated circuit |
| JP4834625B2 (ja) * | 2007-07-31 | 2011-12-14 | 株式会社東芝 | 電源管理装置及び電源管理方法 |
| US7904838B2 (en) * | 2007-08-15 | 2011-03-08 | Ati Technologies Ulc | Circuits with transient isolation operable in a low power state |
| CN103577621B (zh) * | 2012-08-08 | 2017-06-23 | 扬智科技股份有限公司 | 晶片及其电源开关电路的布局方法 |
| JP2015069333A (ja) * | 2013-09-27 | 2015-04-13 | 富士通セミコンダクター株式会社 | 設計方法及び設計プログラム |
| US9058459B1 (en) * | 2013-12-30 | 2015-06-16 | Samsung Electronics Co., Ltd. | Integrated circuit layouts and methods to reduce leakage |
| US9824174B2 (en) * | 2015-09-11 | 2017-11-21 | Qualcomm Incorporated | Power-density-based clock cell spacing |
| CN111104771B (zh) * | 2018-10-26 | 2021-09-21 | 珠海格力电器股份有限公司 | 一种电源关断单元的摆放方法及装置 |
| CN114239451B (zh) * | 2021-12-06 | 2024-10-29 | 成都海光集成电路设计有限公司 | 一种电源开关单元的连接关系优化方法和装置 |
| KR20250053565A (ko) * | 2023-10-13 | 2025-04-22 | 삼성전자주식회사 | 반도체 집적 회로 및 반도체 집적 회로의 레이아웃 설계 방법 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100270414B1 (ko) | 1990-09-28 | 2000-11-01 | 윌리엄 비. 켐플러 | 집적회로 및 그 제조 프로세스 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52111389A (en) * | 1976-03-16 | 1977-09-19 | Nec Corp | Iil-type semi-conductor ic |
| JPH0817227B2 (ja) * | 1987-04-30 | 1996-02-21 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | 個性化可能な半導体チップ |
| US5256893A (en) * | 1987-07-22 | 1993-10-26 | Hitachi, Ltd. | Semiconductor integrated circuit device with power MOSFET incorporated |
| JPH0249449A (ja) * | 1989-06-23 | 1990-02-19 | Fujitsu Ltd | 半導体集積回路装置 |
| JPH0521713A (ja) * | 1991-07-09 | 1993-01-29 | Mitsubishi Electric Corp | 半導体集積回路装置 |
| US5311058A (en) * | 1991-11-29 | 1994-05-10 | Trw Inc. | Integrated circuit power distribution system |
| WO1995017007A1 (en) * | 1993-12-14 | 1995-06-22 | Oki America, Inc. | Efficient routing method and resulting structure for integrated circuits |
| US5668389A (en) * | 1994-12-02 | 1997-09-16 | Intel Corporation | Optimized power bus structure |
| JP3869045B2 (ja) * | 1995-11-09 | 2007-01-17 | 株式会社日立製作所 | 半導体記憶装置 |
| US6091090A (en) * | 1997-09-19 | 2000-07-18 | In-Chip Systems, Inc. | Power and signal routing technique for gate array design |
| US6072740A (en) * | 1997-12-01 | 2000-06-06 | Intel Corporation | Apparatus for reducing the effects of power supply distribution related noise |
| JP4498500B2 (ja) * | 1999-10-06 | 2010-07-07 | 株式会社ルネサステクノロジ | 半導体装置 |
| US6396137B1 (en) * | 2000-03-15 | 2002-05-28 | Kevin Mark Klughart | Integrated voltage/current/power regulator/switch system and method |
| JP4963144B2 (ja) * | 2000-06-22 | 2012-06-27 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| JP2002110802A (ja) * | 2000-09-27 | 2002-04-12 | Toshiba Corp | 半導体装置、半導体装置のレイアウト装置、及び半導体装置のレイアウト方法 |
| JP2002297271A (ja) * | 2001-03-28 | 2002-10-11 | Toshiba Corp | 半導体装置 |
-
2003
- 2003-02-10 US US10/248,696 patent/US6924661B2/en not_active Expired - Lifetime
-
2004
- 2004-02-02 TW TW093102341A patent/TWI276948B/zh not_active IP Right Cessation
- 2004-02-04 JP JP2006502234A patent/JP4566186B2/ja not_active Expired - Fee Related
- 2004-02-04 EP EP04707972A patent/EP1593157B1/en not_active Expired - Lifetime
- 2004-02-04 WO PCT/GB2004/000434 patent/WO2004070773A2/en not_active Ceased
- 2004-02-04 AT AT04707972T patent/ATE509371T1/de not_active IP Right Cessation
- 2004-02-04 CN CNB2004800016818A patent/CN100370613C/zh not_active Expired - Lifetime
- 2004-02-04 KR KR1020057012783A patent/KR100734999B1/ko not_active Expired - Lifetime
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100270414B1 (ko) | 1990-09-28 | 2000-11-01 | 윌리엄 비. 켐플러 | 집적회로 및 그 제조 프로세스 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2004070773A2 (en) | 2004-08-19 |
| JP2006518936A (ja) | 2006-08-17 |
| US20040155681A1 (en) | 2004-08-12 |
| ATE509371T1 (de) | 2011-05-15 |
| TW200502744A (en) | 2005-01-16 |
| TWI276948B (en) | 2007-03-21 |
| WO2004070773A3 (en) | 2004-10-28 |
| CN1723561A (zh) | 2006-01-18 |
| US6924661B2 (en) | 2005-08-02 |
| EP1593157A2 (en) | 2005-11-09 |
| EP1593157B1 (en) | 2011-05-11 |
| CN100370613C (zh) | 2008-02-20 |
| KR20050092038A (ko) | 2005-09-16 |
| JP4566186B2 (ja) | 2010-10-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100734999B1 (ko) | 집적 회로 전력 스위치 회로 사이징 및 배치 기술 | |
| US8099691B1 (en) | Disabling unused/inactive resources in an integrated circuit for static power reduction | |
| US7093225B2 (en) | FPGA with hybrid interconnect | |
| JP3965179B2 (ja) | 単一電源レベル・コンバータ | |
| US8171323B2 (en) | Integrated circuit with modular dynamic power optimization architecture | |
| KR19990063476A (ko) | 반도체 집적 회로 장치 | |
| JP3672889B2 (ja) | 半導体集積回路とそのレイアウト方法 | |
| Lamoureux et al. | FPGA clock network architecture: flexibility vs. area and power | |
| US8806249B1 (en) | Systems and methods for reducing static and total power consumption in programmable logic device architectures | |
| EP1638145A1 (en) | Embedded switchable power ring | |
| EP4189522B1 (en) | Systems and methods for adaptive power multiplexing | |
| US20040103382A1 (en) | Master slice semiconductor integrated circuit | |
| JP2682397B2 (ja) | セルベース設計半導体集積回路装置 | |
| EP1542282A1 (en) | Low-power semiconductor chip with separated power ring, method for manufacturing the same, and method for controlling the same | |
| US20080159048A1 (en) | Semiconductor memory device having power supply wiring network | |
| JP2742180B2 (ja) | 半導体集積回路のレイアウト方法 | |
| JP3498641B2 (ja) | 低消費電力型半導体集積回路装置 | |
| JPH05243533A (ja) | 半導体集積回路装置 | |
| JPH11224901A (ja) | 複数電源混在回路、そのレイアウト方法、及びそのレイアウトプログラムを記録したコンピュータ読みとり可能な記録媒体 | |
| JP3597414B2 (ja) | 半導体集積回路 | |
| JPH06101521B2 (ja) | 半導体集積回路装置 | |
| JP2872253B2 (ja) | 半導体集積回路装置 | |
| JPS63232352A (ja) | マスタスライス方式半導体集積回路装置 | |
| JPH05218204A (ja) | 半導体集積回路 | |
| JPH05129566A (ja) | 半導体集積回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0105 | International application |
Patent event date: 20050708 Patent event code: PA01051R01D Comment text: International Patent Application |
|
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20050708 Comment text: Request for Examination of Application |
|
| PG1501 | Laying open of application | ||
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20061117 Patent event code: PE09021S01D |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20070430 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20070627 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 20070628 End annual number: 3 Start annual number: 1 |
|
| PG1601 | Publication of registration | ||
| G170 | Re-publication after modification of scope of protection [patent] | ||
| PG1701 | Publication of correction | ||
| PR1001 | Payment of annual fee |
Payment date: 20100428 Start annual number: 4 End annual number: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 20110502 Start annual number: 5 End annual number: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20120525 Start annual number: 6 End annual number: 6 |
|
| FPAY | Annual fee payment |
Payment date: 20130524 Year of fee payment: 7 |
|
| PR1001 | Payment of annual fee |
Payment date: 20130524 Start annual number: 7 End annual number: 7 |
|
| FPAY | Annual fee payment |
Payment date: 20140527 Year of fee payment: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 20140527 Start annual number: 8 End annual number: 8 |
|
| FPAY | Annual fee payment |
Payment date: 20150527 Year of fee payment: 9 |
|
| PR1001 | Payment of annual fee |
Payment date: 20150527 Start annual number: 9 End annual number: 9 |
|
| FPAY | Annual fee payment |
Payment date: 20160527 Year of fee payment: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20160527 Start annual number: 10 End annual number: 10 |
|
| FPAY | Annual fee payment |
Payment date: 20170601 Year of fee payment: 11 |
|
| PR1001 | Payment of annual fee |
Payment date: 20170601 Start annual number: 11 End annual number: 11 |
|
| FPAY | Annual fee payment |
Payment date: 20180529 Year of fee payment: 12 |
|
| PR1001 | Payment of annual fee |
Payment date: 20180529 Start annual number: 12 End annual number: 12 |
|
| FPAY | Annual fee payment |
Payment date: 20190530 Year of fee payment: 13 |
|
| PR1001 | Payment of annual fee |
Payment date: 20190530 Start annual number: 13 End annual number: 13 |
|
| PR1001 | Payment of annual fee |
Payment date: 20200528 Start annual number: 14 End annual number: 14 |
|
| PR1001 | Payment of annual fee |
Payment date: 20210527 Start annual number: 15 End annual number: 15 |
|
| PR1001 | Payment of annual fee |
Payment date: 20220517 Start annual number: 16 End annual number: 16 |
|
| PR1001 | Payment of annual fee |
Payment date: 20230518 Start annual number: 17 End annual number: 17 |
|
| PC1801 | Expiration of term |
Termination date: 20240804 Termination category: Expiration of duration |