JP4566186B2 - 集積回路の電力スイッチ回路サイズの調整および配置技法 - Google Patents

集積回路の電力スイッチ回路サイズの調整および配置技法 Download PDF

Info

Publication number
JP4566186B2
JP4566186B2 JP2006502234A JP2006502234A JP4566186B2 JP 4566186 B2 JP4566186 B2 JP 4566186B2 JP 2006502234 A JP2006502234 A JP 2006502234A JP 2006502234 A JP2006502234 A JP 2006502234A JP 4566186 B2 JP4566186 B2 JP 4566186B2
Authority
JP
Japan
Prior art keywords
power
power switch
voltage
size
island
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006502234A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006518936A (ja
JP2006518936A5 (enExample
Inventor
ブュフェ、パトリック
コーン、ジョン
グロセルフィンガー、ケヴィン
リヒテンスタイガー、スーザン
スミス、ウィリアム
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JP2006518936A publication Critical patent/JP2006518936A/ja
Publication of JP2006518936A5 publication Critical patent/JP2006518936A5/ja
Application granted granted Critical
Publication of JP4566186B2 publication Critical patent/JP4566186B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/998—Input and output buffer/driver structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2006502234A 2003-02-10 2004-02-04 集積回路の電力スイッチ回路サイズの調整および配置技法 Expired - Fee Related JP4566186B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/248,696 US6924661B2 (en) 2003-02-10 2003-02-10 Power switch circuit sizing technique
PCT/GB2004/000434 WO2004070773A2 (en) 2003-02-10 2004-02-04 Integrated circuit power switch circuit sizing and placement technique

Publications (3)

Publication Number Publication Date
JP2006518936A JP2006518936A (ja) 2006-08-17
JP2006518936A5 JP2006518936A5 (enExample) 2010-09-02
JP4566186B2 true JP4566186B2 (ja) 2010-10-20

Family

ID=32823584

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006502234A Expired - Fee Related JP4566186B2 (ja) 2003-02-10 2004-02-04 集積回路の電力スイッチ回路サイズの調整および配置技法

Country Status (8)

Country Link
US (1) US6924661B2 (enExample)
EP (1) EP1593157B1 (enExample)
JP (1) JP4566186B2 (enExample)
KR (1) KR100734999B1 (enExample)
CN (1) CN100370613C (enExample)
AT (1) ATE509371T1 (enExample)
TW (1) TWI276948B (enExample)
WO (1) WO2004070773A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3770836B2 (ja) * 2002-01-23 2006-04-26 株式会社ルネサステクノロジ 高速に電源スイッチのオンオフが可能な論理回路及び同論理回路における電流低減方法
US8304813B2 (en) * 2007-01-08 2012-11-06 SanDisk Technologies, Inc. Connection between an I/O region and the core region of an integrated circuit
JP4834625B2 (ja) * 2007-07-31 2011-12-14 株式会社東芝 電源管理装置及び電源管理方法
US7904838B2 (en) * 2007-08-15 2011-03-08 Ati Technologies Ulc Circuits with transient isolation operable in a low power state
CN103577621B (zh) * 2012-08-08 2017-06-23 扬智科技股份有限公司 晶片及其电源开关电路的布局方法
JP2015069333A (ja) * 2013-09-27 2015-04-13 富士通セミコンダクター株式会社 設計方法及び設計プログラム
US9058459B1 (en) * 2013-12-30 2015-06-16 Samsung Electronics Co., Ltd. Integrated circuit layouts and methods to reduce leakage
US9824174B2 (en) * 2015-09-11 2017-11-21 Qualcomm Incorporated Power-density-based clock cell spacing
CN111104771B (zh) * 2018-10-26 2021-09-21 珠海格力电器股份有限公司 一种电源关断单元的摆放方法及装置
CN114239451B (zh) * 2021-12-06 2024-10-29 成都海光集成电路设计有限公司 一种电源开关单元的连接关系优化方法和装置
KR20250053565A (ko) * 2023-10-13 2025-04-22 삼성전자주식회사 반도체 집적 회로 및 반도체 집적 회로의 레이아웃 설계 방법

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52111389A (en) * 1976-03-16 1977-09-19 Nec Corp Iil-type semi-conductor ic
JPH0817227B2 (ja) * 1987-04-30 1996-02-21 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン 個性化可能な半導体チップ
US5256893A (en) * 1987-07-22 1993-10-26 Hitachi, Ltd. Semiconductor integrated circuit device with power MOSFET incorporated
JPH0249449A (ja) * 1989-06-23 1990-02-19 Fujitsu Ltd 半導体集積回路装置
US5689428A (en) 1990-09-28 1997-11-18 Texas Instruments Incorporated Integrated circuits, transistors, data processing systems, printed wiring boards, digital computers, smart power devices, and processes of manufacture
JPH0521713A (ja) * 1991-07-09 1993-01-29 Mitsubishi Electric Corp 半導体集積回路装置
US5311058A (en) * 1991-11-29 1994-05-10 Trw Inc. Integrated circuit power distribution system
WO1995017007A1 (en) * 1993-12-14 1995-06-22 Oki America, Inc. Efficient routing method and resulting structure for integrated circuits
US5668389A (en) * 1994-12-02 1997-09-16 Intel Corporation Optimized power bus structure
JP3869045B2 (ja) * 1995-11-09 2007-01-17 株式会社日立製作所 半導体記憶装置
US6091090A (en) * 1997-09-19 2000-07-18 In-Chip Systems, Inc. Power and signal routing technique for gate array design
US6072740A (en) * 1997-12-01 2000-06-06 Intel Corporation Apparatus for reducing the effects of power supply distribution related noise
JP4498500B2 (ja) * 1999-10-06 2010-07-07 株式会社ルネサステクノロジ 半導体装置
US6396137B1 (en) * 2000-03-15 2002-05-28 Kevin Mark Klughart Integrated voltage/current/power regulator/switch system and method
JP4963144B2 (ja) * 2000-06-22 2012-06-27 ルネサスエレクトロニクス株式会社 半導体集積回路
JP2002110802A (ja) * 2000-09-27 2002-04-12 Toshiba Corp 半導体装置、半導体装置のレイアウト装置、及び半導体装置のレイアウト方法
JP2002297271A (ja) * 2001-03-28 2002-10-11 Toshiba Corp 半導体装置

Also Published As

Publication number Publication date
WO2004070773A2 (en) 2004-08-19
JP2006518936A (ja) 2006-08-17
US20040155681A1 (en) 2004-08-12
ATE509371T1 (de) 2011-05-15
TW200502744A (en) 2005-01-16
TWI276948B (en) 2007-03-21
WO2004070773A3 (en) 2004-10-28
CN1723561A (zh) 2006-01-18
US6924661B2 (en) 2005-08-02
EP1593157A2 (en) 2005-11-09
EP1593157B1 (en) 2011-05-11
CN100370613C (zh) 2008-02-20
KR100734999B1 (ko) 2007-07-03
KR20050092038A (ko) 2005-09-16

Similar Documents

Publication Publication Date Title
JP4566186B2 (ja) 集積回路の電力スイッチ回路サイズの調整および配置技法
CN100419990C (zh) 半导体芯片设计方法
JP4015706B2 (ja) 集積回路の回路構成要素にクロックを分配する装置および方法
US6870737B2 (en) Cooling system for power conversion device
US6462599B2 (en) Semiconductor integrated circuit device
US20070006108A1 (en) Apparatus and method for implementing an integrated circuit ip core library architecture
JP3672889B2 (ja) 半導体集積回路とそのレイアウト方法
EP2592754B1 (en) Multiple supply DVFS
US20080043560A1 (en) Dual mode sram architecture for voltage scaling and power management
JP2000232162A (ja) プログラマブルロジックｌｓｉ
JP2009076709A (ja) 半導体装置
EP1638145A1 (en) Embedded switchable power ring
EP4189522B1 (en) Systems and methods for adaptive power multiplexing
EP1542282A1 (en) Low-power semiconductor chip with separated power ring, method for manufacturing the same, and method for controlling the same
EP4287186A2 (en) Semiconductor die having on-die power switch for selecting target operation voltage from operation voltages provided by different power sources
JP2742180B2 (ja) 半導体集積回路のレイアウト方法
JPH11224901A (ja) 複数電源混在回路、そのレイアウト方法、及びそのレイアウトプログラムを記録したコンピュータ読みとり可能な記録媒体
JPH10125793A (ja) 低消費電力集積回路装置
JP3402507B2 (ja) 半導体集積回路の設計方法及び半導体集積回路設計支援装置
JP5451089B2 (ja) 電源供給装置、電源供給方法、及び電源供給プログラム
JP2985787B2 (ja) 半導体集積回路
JP2845787B2 (ja) 基準電圧発生回路配置方法
JP2000294734A (ja) 半導体集積回路装置
JPS59175148A (ja) 半導体装置
JPH07297287A (ja) 集積回路

Legal Events

Date Code Title Description
A529 Written submission of copy of amendment under article 34 pct

Free format text: JAPANESE INTERMEDIATE CODE: A529

Effective date: 20050928

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061226

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061226

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080521

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100712

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20100712

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100727

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20100716

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100803

R150 Certificate of patent or registration of utility model

Ref document number: 4566186

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130813

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees