KR100633752B1 - 비도전성 차지 트랩 게이트를 이용한 다중 비트 비휘발성메모리 - Google Patents

비도전성 차지 트랩 게이트를 이용한 다중 비트 비휘발성메모리 Download PDF

Info

Publication number
KR100633752B1
KR100633752B1 KR1020027001620A KR20027001620A KR100633752B1 KR 100633752 B1 KR100633752 B1 KR 100633752B1 KR 1020027001620 A KR1020027001620 A KR 1020027001620A KR 20027001620 A KR20027001620 A KR 20027001620A KR 100633752 B1 KR100633752 B1 KR 100633752B1
Authority
KR
South Korea
Prior art keywords
state
gate
source
read
trap gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020027001620A
Other languages
English (en)
Korean (ko)
Other versions
KR20030009281A (ko
Inventor
가와무라쇼이치
Original Assignee
후지쯔 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쯔 가부시끼가이샤 filed Critical 후지쯔 가부시끼가이샤
Publication of KR20030009281A publication Critical patent/KR20030009281A/ko
Application granted granted Critical
Publication of KR100633752B1 publication Critical patent/KR100633752B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5671—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge trapping in an insulator
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
    • G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/687—Floating-gate IGFETs having more than two programming levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/69—IGFETs having charge trapping gate insulators, e.g. MNOS transistors
    • H10D30/691—IGFETs having charge trapping gate insulators, e.g. MNOS transistors having more than two programming levels

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Non-Volatile Memory (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
KR1020027001620A 1999-08-10 2000-02-28 비도전성 차지 트랩 게이트를 이용한 다중 비트 비휘발성메모리 Expired - Fee Related KR100633752B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP22691399A JP3912937B2 (ja) 1999-08-10 1999-08-10 非導電性のチャージトラップゲートを利用した多ビット不揮発性メモリ
JPJP-P-1999-00226913 1999-08-10
PCT/JP2000/001158 WO2001013378A1 (en) 1999-08-10 2000-02-28 Multiple-bit nonvolatile memory using non-conductive charge trap gate

Publications (2)

Publication Number Publication Date
KR20030009281A KR20030009281A (ko) 2003-01-29
KR100633752B1 true KR100633752B1 (ko) 2006-10-16

Family

ID=16852572

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020027001620A Expired - Fee Related KR100633752B1 (ko) 1999-08-10 2000-02-28 비도전성 차지 트랩 게이트를 이용한 다중 비트 비휘발성메모리

Country Status (4)

Country Link
US (1) US6670669B1 (enExample)
JP (1) JP3912937B2 (enExample)
KR (1) KR100633752B1 (enExample)
WO (1) WO2001013378A1 (enExample)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6768165B1 (en) 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US6584017B2 (en) 2001-04-05 2003-06-24 Saifun Semiconductors Ltd. Method for programming a reference cell
WO2002097821A1 (en) * 2001-05-25 2002-12-05 Fujitsu Limited Nonvolatile semiconductor storage device
DE10140758A1 (de) 2001-08-20 2003-04-24 Infineon Technologies Ag Speicherelement für eine Halbleiterspeichereinrichtung
US6897522B2 (en) * 2001-10-31 2005-05-24 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
US6925007B2 (en) 2001-10-31 2005-08-02 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
US6700818B2 (en) 2002-01-31 2004-03-02 Saifun Semiconductors Ltd. Method for operating a memory device
JP2003346484A (ja) * 2002-05-23 2003-12-05 Mitsubishi Electric Corp 不揮発性半導体記憶装置
US6917544B2 (en) 2002-07-10 2005-07-12 Saifun Semiconductors Ltd. Multiple use memory chip
US6992932B2 (en) 2002-10-29 2006-01-31 Saifun Semiconductors Ltd Method circuit and system for read error detection in a non-volatile memory array
US6963505B2 (en) 2002-10-29 2005-11-08 Aifun Semiconductors Ltd. Method circuit and system for determining a reference voltage
US7136304B2 (en) 2002-10-29 2006-11-14 Saifun Semiconductor Ltd Method, system and circuit for programming a non-volatile memory array
US7178004B2 (en) 2003-01-31 2007-02-13 Yan Polansky Memory array programming circuit and a method for using the circuit
US6778442B1 (en) * 2003-04-24 2004-08-17 Advanced Micro Devices, Inc. Method of dual cell memory device operation for improved end-of-life read margin
US7142464B2 (en) 2003-04-29 2006-11-28 Saifun Semiconductors Ltd. Apparatus and methods for multi-level sensing in a memory array
KR100973282B1 (ko) * 2003-05-20 2010-07-30 삼성전자주식회사 나노 결정층을 구비하는 소노스 메모리 장치
US7123532B2 (en) 2003-09-16 2006-10-17 Saifun Semiconductors Ltd. Operating array cells with matched reference cells
US6998317B2 (en) 2003-12-18 2006-02-14 Sharp Laboratories Of America, Inc. Method of making a non-volatile memory using a plasma oxidized high-k charge-trapping layer
US7317633B2 (en) 2004-07-06 2008-01-08 Saifun Semiconductors Ltd Protection of NROM devices from charge damage
US7095655B2 (en) 2004-08-12 2006-08-22 Saifun Semiconductors Ltd. Dynamic matching of signal path and reference path for sensing
US7638850B2 (en) 2004-10-14 2009-12-29 Saifun Semiconductors Ltd. Non-volatile memory structure and method of fabrication
US7535765B2 (en) 2004-12-09 2009-05-19 Saifun Semiconductors Ltd. Non-volatile memory device and method for reading cells
CN1838328A (zh) 2005-01-19 2006-09-27 赛芬半导体有限公司 擦除存储器阵列上存储单元的方法
US8053812B2 (en) 2005-03-17 2011-11-08 Spansion Israel Ltd Contact in planar NROM technology
KR100630746B1 (ko) * 2005-05-06 2006-10-02 삼성전자주식회사 멀티-비트 및 멀티-레벨 비휘발성 메모리 소자 및 그 동작및 제조 방법
US7786512B2 (en) 2005-07-18 2010-08-31 Saifun Semiconductors Ltd. Dense non-volatile memory array and method of fabrication
KR100704033B1 (ko) * 2005-08-05 2007-04-04 삼성전자주식회사 전하 트랩 형의 3-레벨 불휘발성 반도체 메모리 장치 및이에 대한 구동방법
US7668017B2 (en) 2005-08-17 2010-02-23 Saifun Semiconductors Ltd. Method of erasing non-volatile memory cells
KR100729357B1 (ko) * 2005-08-25 2007-06-15 삼성전자주식회사 읽기 속도를 향상시킬 수 있는 플래시 메모리 장치
JP2007087441A (ja) * 2005-09-20 2007-04-05 Matsushita Electric Ind Co Ltd 不揮発性半導体記憶装置
US7221138B2 (en) 2005-09-27 2007-05-22 Saifun Semiconductors Ltd Method and apparatus for measuring charge pump output current
US7352627B2 (en) 2006-01-03 2008-04-01 Saifon Semiconductors Ltd. Method, system, and circuit for operating a non-volatile memory array
US7593264B2 (en) * 2006-01-09 2009-09-22 Macronix International Co., Ltd. Method and apparatus for programming nonvolatile memory
US7808818B2 (en) 2006-01-12 2010-10-05 Saifun Semiconductors Ltd. Secondary injection for NROM
US8253452B2 (en) 2006-02-21 2012-08-28 Spansion Israel Ltd Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same
US7692961B2 (en) 2006-02-21 2010-04-06 Saifun Semiconductors Ltd. Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection
US7760554B2 (en) 2006-02-21 2010-07-20 Saifun Semiconductors Ltd. NROM non-volatile memory and mode of operation
US7638835B2 (en) 2006-02-28 2009-12-29 Saifun Semiconductors Ltd. Double density NROM with nitride strips (DDNS)
US7701779B2 (en) 2006-04-27 2010-04-20 Sajfun Semiconductors Ltd. Method for programming a reference cell
US7605579B2 (en) 2006-09-18 2009-10-20 Saifun Semiconductors Ltd. Measuring and controlling current consumption and output current of charge pumps
US7619919B2 (en) * 2007-01-12 2009-11-17 Marvell World Trade Ltd. Multi-level memory
US7492636B2 (en) * 2007-04-27 2009-02-17 Macronix International Co., Ltd. Methods for conducting double-side-biasing operations of NAND memory arrays
CN102169724B (zh) * 2010-02-26 2014-09-24 宏碁股份有限公司 存储器元件的操作方法
WO2017053329A1 (en) 2015-09-21 2017-03-30 Monolithic 3D Inc 3d semiconductor device and structure
USD1039225S1 (en) * 2022-07-27 2024-08-13 Jack Kassin Litter box

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3233998B2 (ja) 1992-08-28 2001-12-04 株式会社東芝 不揮発性半導体記憶装置の製造方法
JPH118325A (ja) * 1997-04-25 1999-01-12 Nippon Steel Corp 不揮発性半導体記憶装置、その製造方法、その書き込み方法、その読み出し方法、記録媒体並びに半導体記憶装置
US6768165B1 (en) * 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US6255166B1 (en) * 1999-08-05 2001-07-03 Aalo Lsi Design & Device Technology, Inc. Nonvolatile memory cell, method of programming the same and nonvolatile memory array

Also Published As

Publication number Publication date
KR20030009281A (ko) 2003-01-29
JP2001057093A (ja) 2001-02-27
WO2001013378A1 (en) 2001-02-22
US6670669B1 (en) 2003-12-30
JP3912937B2 (ja) 2007-05-09

Similar Documents

Publication Publication Date Title
KR100633752B1 (ko) 비도전성 차지 트랩 게이트를 이용한 다중 비트 비휘발성메모리
JP3829161B2 (ja) 多ビット情報を記録する不揮発性メモリ回路
US6934194B2 (en) Nonvolatile memory having a trap layer
US7855912B2 (en) Circuit and method for multiple-level programming, reading, and erasing dual-sided nonvolatile memory cell
CN100555456C (zh) 使用双动态参考的用于多位闪存读取的系统和方法
KR100366741B1 (ko) 불휘발성 반도체 기억 장치
US5862081A (en) Multi-state flash EEPROM system with defect management including an error correction scheme
JP3980874B2 (ja) 半導体記憶装置及びその駆動方法
US3909806A (en) Analogue memory device
KR20090006174A (ko) 메모리 디바이스들을 소거하고 메모리 디바이스를 멀티 레벨로 프로그램하기 위한 방법들
CN101366092A (zh) 具有改善的编程速率的多位快闪存储装置
KR100629193B1 (ko) 불휘발성 반도체 기억 장치 및 그의 기록 방법
US6934190B1 (en) Ramp source hot-hole programming for trap based non-volatile memory devices
JP2011192346A (ja) 半導体メモリ
KR100666184B1 (ko) 하부 비트라인들과 상부 비트라인들이 전압제어블락을공유하는 3-레벨 불휘발성 반도체 메모리 장치
US20110069556A1 (en) Nand flash memory
US7130221B1 (en) Dual gate multi-bit semiconductor memory
US6480414B1 (en) Multi-level memory cell
JP2011216169A (ja) 半導体メモリ
US6414877B2 (en) Nonvolatile semiconductor memory device
US8530952B2 (en) Systems, methods and devices for a memory having a buried select line
KR100606531B1 (ko) 플래쉬 메모리 소자의 구동 방법
US6091638A (en) Method for programming, reading and erasing a flash memory
JP2000031438A (ja) 半導体記憶装置
JP3576686B2 (ja) 不揮発性半導体記憶装置

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20120927

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20130926

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20140923

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20151005

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20151005