KR100550170B1 - 반도체 장치 및 반도체 장치의 제조 방법 - Google Patents

반도체 장치 및 반도체 장치의 제조 방법 Download PDF

Info

Publication number
KR100550170B1
KR100550170B1 KR1020030058644A KR20030058644A KR100550170B1 KR 100550170 B1 KR100550170 B1 KR 100550170B1 KR 1020030058644 A KR1020030058644 A KR 1020030058644A KR 20030058644 A KR20030058644 A KR 20030058644A KR 100550170 B1 KR100550170 B1 KR 100550170B1
Authority
KR
South Korea
Prior art keywords
gate electrode
insulating film
film
insulating layer
semiconductor device
Prior art date
Application number
KR1020030058644A
Other languages
English (en)
Korean (ko)
Other versions
KR20040018954A (ko
Inventor
마쯔노고이찌
시오자와준이찌
Original Assignee
가부시끼가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시끼가이샤 도시바 filed Critical 가부시끼가이샤 도시바
Publication of KR20040018954A publication Critical patent/KR20040018954A/ko
Application granted granted Critical
Publication of KR100550170B1 publication Critical patent/KR100550170B1/ko

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region

Landscapes

  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
KR1020030058644A 2002-08-26 2003-08-25 반도체 장치 및 반도체 장치의 제조 방법 KR100550170B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002245727A JP2004087720A (ja) 2002-08-26 2002-08-26 半導体装置および半導体装置の製造方法
JPJP-P-2002-00245727 2002-08-26

Publications (2)

Publication Number Publication Date
KR20040018954A KR20040018954A (ko) 2004-03-04
KR100550170B1 true KR100550170B1 (ko) 2006-02-10

Family

ID=31884682

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020030058644A KR100550170B1 (ko) 2002-08-26 2003-08-25 반도체 장치 및 반도체 장치의 제조 방법

Country Status (5)

Country Link
US (2) US6803622B2 (ja)
JP (1) JP2004087720A (ja)
KR (1) KR100550170B1 (ja)
CN (1) CN1262014C (ja)
TW (1) TWI228766B (ja)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4285184B2 (ja) * 2003-10-14 2009-06-24 東京エレクトロン株式会社 成膜方法及び成膜装置
KR100587670B1 (ko) * 2004-01-08 2006-06-08 삼성전자주식회사 비휘발성 메모리 셀의 유전막 형성방법
KR100583609B1 (ko) * 2004-07-05 2006-05-26 삼성전자주식회사 반도체 장치의 게이트 구조물 제조방법 및 이를 이용한불휘발성 메모리 장치의 셀 게이트 구조물 제조방법
JP4868864B2 (ja) * 2006-01-31 2012-02-01 株式会社東芝 半導体装置の製造方法
US7906804B2 (en) * 2006-07-19 2011-03-15 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device and manufacturing method thereof
KR101042646B1 (ko) * 2007-08-27 2011-06-20 (주)연우 토출유닛 및 이를 구비한 디스펜서
TW201039441A (en) * 2009-04-24 2010-11-01 Inotera Memories Inc Transistor structure with high reliability includes a substrate unit and method for manufacturing the same
JP6095951B2 (ja) * 2012-11-09 2017-03-15 エスケーハイニックス株式会社SK hynix Inc. 半導体装置及びその製造方法
US10050131B2 (en) * 2015-12-10 2018-08-14 Microchip Technology Incorporated Method of forming a polysilicon sidewall oxide region in a memory cell

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5716862A (en) * 1993-05-26 1998-02-10 Micron Technology, Inc. High performance PMOSFET using split-polysilicon CMOS process incorporating advanced stacked capacitior cells for fabricating multi-megabit DRAMS
JPH0917890A (ja) 1995-06-27 1997-01-17 Toshiba Corp 不揮発性半導体記憶装置の製造方法
JPH0917891A (ja) 1995-06-27 1997-01-17 Toshiba Corp 不揮発性半導体記憶素子及び不揮発性半導体記憶装置
JPH11154711A (ja) * 1997-11-20 1999-06-08 Toshiba Corp 半導体装置の製造方法
JP2002231822A (ja) * 2001-01-31 2002-08-16 Mitsubishi Electric Corp 半導体装置の製造方法および半導体装置
JP2003017595A (ja) * 2001-06-29 2003-01-17 Toshiba Corp 半導体装置
US6798038B2 (en) * 2001-09-20 2004-09-28 Kabushiki Kaisha Toshiba Manufacturing method of semiconductor device with filling insulating film into trench
TWI248159B (en) * 2002-01-25 2006-01-21 Nanya Technology Corp Manufacturing method for shallow trench isolation with high aspect ratio

Also Published As

Publication number Publication date
TW200414338A (en) 2004-08-01
CN1489215A (zh) 2004-04-14
US20040036107A1 (en) 2004-02-26
CN1262014C (zh) 2006-06-28
KR20040018954A (ko) 2004-03-04
US6803622B2 (en) 2004-10-12
US20050029576A1 (en) 2005-02-10
JP2004087720A (ja) 2004-03-18
TWI228766B (en) 2005-03-01

Similar Documents

Publication Publication Date Title
US7566929B2 (en) Nonvolatile memory devices having floating gate electrodes with nitrogen-doped layers on portions thereof
KR100539247B1 (ko) 스플릿 게이트형 비휘발성 반도체 메모리 소자 및 그제조방법
US5610091A (en) Method for manufacturing a non-volatile memory cell
US20040046212A1 (en) Semiconductor memory capable of being driven at low voltage and its manufacture method
KR100556527B1 (ko) 트렌치 소자 분리막 형성 방법 및 불휘발성 메모리 장치의제조 방법
KR100649974B1 (ko) 리세스드 플로팅게이트를 구비한 플래시메모리소자 및 그의제조 방법
US7041554B2 (en) Methods of fabricating flash memory devices having self aligned shallow trench isolation structures
JP4425588B2 (ja) 側壁ゲートとsonosセル構造を有する不揮発性メモリ素子の製造方法
KR100550170B1 (ko) 반도체 장치 및 반도체 장치의 제조 방법
US20060244098A1 (en) Semiconductor device and method of manufacturing a semiconductor device
KR100435133B1 (ko) 반도체 장치 및 그 제조 방법
JP2004214510A (ja) 不揮発性半導体記憶装置とその製造方法
JPH0272672A (ja) 半導体装置およびその製造方法
JP2005340853A (ja) 不揮発性半導体記憶装置およびその製造方法
KR20000076852A (ko) 반도체 기억장치 및 그 제조방법
US7282758B2 (en) Method of fabricating a floating gate for a nonvolatile memory
JP2006054399A (ja) 半導体装置の製造方法
KR19990007264A (ko) 반도체 메모리 소자 및 그 제조방법
JPH0774274A (ja) 半導体装置の製造方法
KR20020079380A (ko) 불휘발성 반도체기억장치 및 그 제조방법
KR100823694B1 (ko) 불휘발성 메모리 장치의 플로팅 게이트 구조물의 형성 방법
KR20060098101A (ko) 균일한 터널 절연막을 갖는 비휘발성 기억소자들 및 그 제조방법들
KR100253582B1 (ko) 플레쉬 메모리 소자의 제조방법
KR20060011436A (ko) 로컬 오엔오형 비휘발성 메모리 소자의 제조 방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130118

Year of fee payment: 8

FPAY Annual fee payment

Payment date: 20140103

Year of fee payment: 9

FPAY Annual fee payment

Payment date: 20141230

Year of fee payment: 10

FPAY Annual fee payment

Payment date: 20170102

Year of fee payment: 12

FPAY Annual fee payment

Payment date: 20180103

Year of fee payment: 13

FPAY Annual fee payment

Payment date: 20190103

Year of fee payment: 14